Nexperia

74LVC161

Presettable synchronous 4-bit binary counter; asynchronous reset

mna915

th

tsu

th

tsu

GND

VI

VM

VM

GND

VI

CP input

CEP, CET input

Measurement points are given in Table 8.

The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 13. CEP and CET set-up and hold times

Table 8. Measurement points

Supply voltage

Input

Output

VCC

VI

VM

VM

1.2 V

VCC

0.5 × VCC

0.5 × VCC

1.65 V to 1.95 V

VCC

0.5 × VCC

0.5 × VCC

2.3 V to 2.7 V

VCC

0.5 × VCC

0.5 × VCC

2.7 V

2.7 V

1.5 V

1.5 V

3.0 V to 3.6 V

2.7 V

1.5 V

1.5 V

74LVC161

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

Product data sheet

Rev. 7 — 22 September 2021

12 / 19