 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
AD5522JSVDZ 数据表(PDF) 8 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD5522JSVDZ 数据表(HTML) 8 Page - Analog Devices |
|
|
8 / 45 page  AD5522 Preliminary Technical Data Rev. PrL | Page 8 of 45 TABLE 2. TIMING CHARACTERISTICS AVDD ≥ 10V, AV SS ≤ −5V, |AV DD – AVSS| ≥ 20V and ≤ 33V, DV CC = 2.3V to 5.25V, VREF=5V (TJ = +25 to +90oC, max specs unless otherwise noted.) SPI INTERFACE (Figure 5 and Figure 6) Parameter1, 2, 3 Limit at TMIN, TMAX Unit Description t1 20 ns min SCLK Cycle Time. t2 8 ns min SCLK High Time. t3 8 ns min SCLK Low Time. t4 10 ns min SYNC Falling Edge to SCLK Falling Edge Setup Time. t5 15 ns min Minimum SYNC High Time. t6 5 ns min 29th SCLK Falling Edge to SYNC Rising Edge. t7 5 ns min Data Setup Time. t8 4.5 ns min Data Hold Time. t93 30 ns max SYNC Rising Edge to BUSY Falling Edge. t10 1.2 µs max BUSY Pulse Width Low t11 20 ns min 29th SLCK Falling EDGE to LOAD Falling Edge t12 20 ns min LOAD pulse width low t13 150 ns min BUSY rising edge to FOH Output Response time t14 0 ns min BUSY rising edge to LOAD falling edge t15 100 ns max LOAD rising edge to FOH Output Response time t16 10 ns min RESET Pulse Width Low. t17 300 µs max RESET Time Indicated by BUSY Low. t18 100 ns min Minimum SYNC High Time in Readback Mode. t194 25 ns max SCLK Rising Edge to SDO Valid. 595 ns min Single channel write time LVDS INTERFACE (Figure 7) Parameter1, 2, 3 Limit at TMIN, TMAX Unit Description t1 10 ns min SCLK Cycle Time. t2 4 ns min SCLK Pulse Width High and Low Time. t3 2 ns min SYNC to SCLK Setup Time. t4 2 ns min Data Setup Time. t5 2 ns min Data Hold Time. t6 2 ns min SCLK to SYNC Hold Time. t7 TBD ns min SCLK Rising Edge to SDO Valid. t8 TBD ns min SYNC high time 1 Guaranteed by design and characterization, not production tested. 2 All input signals are specified with tr = tf = 2 ns (10% to 90% of VCC) and timed from a voltage level of 1.2 V. 3 See Figure 5 and Figure 6 4 This is measured with circuit the load circuit of Figure 4 TO OUTPUT PIN VCC RL 2.2k Ω CL 50pF VOL 200µA 200µA 50pF CL IOL IOL VOH(min)-VOL (max) 2 TO OUTPUT PIN Figure 3.. Load Circuit forCGALM, TMPALM Figure 4. Load Circuit for SDO, BUSY Timing Diagram |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
