数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9515/PCB 数据表(PDF) 8 Page - Analog Devices

部件名 AD9515/PCB
功能描述  1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9515/PCB 数据表(HTML) 8 Page - Analog Devices

Back Button AD9515/PCB Datasheet HTML 4Page - Analog Devices AD9515/PCB Datasheet HTML 5Page - Analog Devices AD9515/PCB Datasheet HTML 6Page - Analog Devices AD9515/PCB Datasheet HTML 7Page - Analog Devices AD9515/PCB Datasheet HTML 8Page - Analog Devices AD9515/PCB Datasheet HTML 9Page - Analog Devices AD9515/PCB Datasheet HTML 10Page - Analog Devices AD9515/PCB Datasheet HTML 11Page - Analog Devices AD9515/PCB Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 28 page
background image
AD9515
Rev. 0 | Page 8 of 28
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
CLK = 78.6432 MHz, OUT = 78.6432 MHz
Divide = 1
@ 10 Hz Offset
−122
dBc/Hz
@ 100 Hz Offset
−132
dBc/Hz
@ 1 kHz Offset
−140
dBc/Hz
@ 10 kHz Offset
−150
dBc/Hz
@ 100 kHz Offset
−155
dBc/Hz
@ 1 MHz Offset
−158
dBc/Hz
>10 MHz Offset
−160
dBc/Hz
CLK = 78.6432 MHz, OUT = 39.3216 MHz
Divide = 2
@ 10 Hz Offset
−128
dBc/Hz
@ 100 Hz Offset
−136
dBc/Hz
@ 1 kHz Offset
−146
dBc/Hz
@ 10 kHz Offset
−155
dBc/Hz
@ 100 kHz Offset
−161
dBc/Hz
>1 MHz Offset
−162
dBc/Hz
CLOCK OUTPUT ADDITIVE TIME JITTER
Table 5.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
LVPECL OUTPUT ADDITIVE TIME JITTER
CLK = 622.08 MHz
40
fs rms
BW = 12 kHz − 20 MHz (OC-12)
LVPECL (OUT0) = 622.08 MHz
OUT1 off
Divide = 1
CLK = 622.08 MHz
55
fs rms
BW = 12 kHz − 20 MHz (OC-3)
LVPECL (OUT0) = 155.52 MHz
OUT1 off
Divide = 4
CLK = 400 MHz
215
fs rms
Calculated from SNR of ADC method
LVPECL (OUT0) = 100 MHz
OUT1 off
Divide = 4
CLK = 400 MHz
215
fs rms
Calculated from SNR of ADC method
LVPECL (OUT0) = 100 MHz
Divide = 4
LVDS (OUT1) = 100 MHz
Interferer
CLK = 400 MHz
225
fs rms
Calculated from SNR of ADC method
LVPECL (OUT0) = 100 MHz
Divide = 4
LVDS (OUT1) = 50 MHz
Interferer
CLK = 400 MHz
230
fs rms
Calculated from SNR of ADC method
LVPECL (OUT0) = 100 MHz
Divide = 4
CMOS (OUT1) = 50 MHz
Interferer
LVDS OUTPUT ADDITIVE TIME JITTER
Delay off
CLK = 400 MHz
300
fs rms
Calculated from SNR of ADC method
LVDS (OUT1) = 100 MHz
OUT0 off
Divide = 4
CLK = 400 MHz
350
fs rms
Calculated from SNR of ADC method
LVDS (OUT1) = 100 MHz
OUT0 off
Divide = 4
LVPECL (OUT0)= 50 MHz
Interferer



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com