| 数据搜索系统,热门电子元器件搜索 |
|
AD9515/PCB 数据表(PDF) 11 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9515/PCB 数据表(HTML) 11 Page - Analog Devices |
|
11 / 28 page ![]() AD9515 Rev. 0 | Page 11 of 28 TIMING DIAGRAMS CLK tCMOS tCLK tLVDS tPECL Figure 2. CLK/CLKB to Clock Output Timing, Divide = 1 Mode DIFFERENTIAL LVPECL 80% 20% tRP tFP Figure 3. LVPECL Timing, Differential DIFFERENTIAL LVDS 80% 20% tRL tFL Figure 4. LVDS Timing, Differential SINGLE-ENDED CMOS 3pF LOAD 80% 20% tRC tFC Figure 5. CMOS Timing, Single-Ended, 3 pF Load |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |