| 数据搜索系统,热门电子元器件搜索 |
|
AD9927BBCZ 数据表(PDF) 19 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9927BBCZ 数据表(HTML) 19 Page - Analog Devices |
|
19 / 100 page ![]() AD9927 Rev. 0 | Page 19 of 100 P[0] P[64] = P[0] PIXEL PERIOD P[16] P[32] P[48] DOUT DCLK tOD NOTES 1. DATA OUTPUT (DOUT) AND DCLK PHASE ARE ADJUSTABLE WITH RESPECT TO THE PIXEL PERIOD. 2. WITHIN ONE CLOCK PERIOD, THE DATA TRANSITION CAN BE PROGRAMMED TO 64 DIFFERENT LOCATIONS. 3. DCLK CAN BE INVERTED WITH RESPECT TO DOUT BY USING THE DCLKINV REGISTER. Figure 21. Digital Output Phase Adjustment Using DOUTPHASEP Register NOTES 1. TIMING VALUES SHOWN ARE SHDLOC = 0, WITH DCLKMODE = 0. 2. HIGHER VALUES OF SHD AND/OR DOUT PHASE SHIFTS DOUT TRANSITION TO THE RIGHT, WITH RESPECT TO CLI LOCATION. 3. RECOMMENDED VALUE FOR DOUT PHASE IS TO USE SHPLOC OR UP TO 15 EDGES FOLLOWING SHPLOC. DCLK DOUT CCDIN CLI SHD (INTERNAL) ADC DOUT (INTERNAL) NN + 2 N+ 1 N+ 3 N+ 13 N+ 12 N+ 11 N+ 10 N+ 9 N+8 N+ 7 N+ 6 N+ 5 N+ 4 N+14 SAMPLE PIXEL N N+ 16 N+ 17 N+ 15 N– 14 N–4 N– 5 N– 6 N–7 N– 8 N– 9 N– 10 N–11 N– 12 N– 13 N–3 N – 2 N–1 N N+ 1 N–15 N– 16 N– 17 tCLIDLY PIPELINE LATENCY = 16 CYCLES N–14 N– 4 N– 5 N–6 N– 7 N–8 N–9 N– 10 N–11 N– 12 N– 13 N–3 N – 2 N–1 N N+ 1 N– 15 N–16 N–17 tDOUTINH Figure 22. Digital Data Output Pipeline Delay |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |