数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CLC031VEC 数据表(PDF) 30 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 CLC031VEC
功能描述  SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancilliary Data FIFOs
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

CLC031VEC 数据表(HTML) 30 Page - National Semiconductor (TI)

Back Button CLC031VEC Datasheet HTML 23Page - National Semiconductor (TI) CLC031VEC Datasheet HTML 24Page - National Semiconductor (TI) CLC031VEC Datasheet HTML 25Page - National Semiconductor (TI) CLC031VEC Datasheet HTML 26Page - National Semiconductor (TI) CLC031VEC Datasheet HTML 27Page - National Semiconductor (TI) CLC031VEC Datasheet HTML 28Page - National Semiconductor (TI) CLC031VEC Datasheet HTML 29Page - National Semiconductor (TI) CLC031VEC Datasheet HTML 30Page - National Semiconductor (TI) CLC031VEC Datasheet HTML 31Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 30 / 31 page
background image
Application Information (Continued)
The control voltage output from R
BB is externally filtered by
the loop filter consisting of a 22.1k
Ω resistor in series with a
10nF capacitor, combined in parallel with a 100pF capacitor.
This gives a loop bandwidth of 1.5kHz. Since the control
voltage is limited to around 2.1V, it requires a level shifter to
get the entire pull range on the VCXO. National’s LMC7101
is recommended with 100k
Ω and 182kΩ resistors as shown
in Figure 7 to provide a gain of 1.55, sufficient to drive a 3.3V
VCXO.
Recommended VCXOs from SaRonix (141 Jefferson Drive,
Menlo Park, CA 94025, USA) include the ST1308AAB-74.25
for high definition and the ST1307BAB-27.00 for standard
definition. Dual VCXOs require some supporting logic to
select the appropriate VCXO. This requires the use of For-
mat[4] (SD/HD) and Lock Detect, which are mapped at
power-on to I/O Port Bit 3 and I/O Port Bit 4, respectively.
These two signals pass through an AND gate (Fairchild
Semiconductor’s NC7SZ08 or similar). Its output is high
when both Lock Detect and Format[4] are high, which indi-
cates a valid high-definition signal is present. The VCXOs
are buffered to control the transition times and to allow easy
selection. The output of the AND gate is used to control the
Output Enable (OE) function of the buffers. The 74.25MHz
VCXO is buffered with the NC7SZ126 with the AND gate
output connected to the OE pin of the NC7SZ126, and the
27.00MHz VCXO is buffered with the NC7SZ125 with the
AND gate output connected to the OE pin of the NC7SZ125.
This circuit uses the 27.00MHz VCXO as default and en-
ables the 74.25MHz VCXO when a valid high-definition sig-
nal is present. The outputs from the buffers are daisy-
chained together and sent to the CLC031’s V
CLK in addition
to other devices, such as the CLC030 serializer.
20020114
FIGURE 7. Using Dual VCXOs for VCLK Example
www.national.com
30



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com