| 数据搜索系统,热门电子元器件搜索 |
|
GWIXC1100BCT 数据表(PDF) 101 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
GWIXC1100BCT 数据表(HTML) 101 Page - Intel Corporation |
|
101 / 134 page ![]() Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Datasheet March 2005 Document Number: 252479, Revision: 005 101 5.5.2.7 Expansion Bus Figure 26. Signal Timing With Respect to Clock Rising Edge Table 53. Signal Timing With Respect to Clock Rising Edge Symbol Description Min. Max. Units Notes Tov Control signal and data output valid after clock rising edge 15 ns Tsetup Input Setup time with respect to clock rising edge. 3 ns 1 Thold Input Hold time with respect to clock rising edge. 2 ns 1 Note: 1. The Setup and Hold Timing Values are for all modes. B4870-002 EX_CLK EX_CS_N[0] EX_ADDR[23:0] EX_RD_N EX_DATA[15:0] Valid Address Tsetup Thold 1-4 Cycles 1-4 Cycles 1-16 Cycles 1-4 Cycles 1-16 Cycles T1 T2 T3 T4 T5 EX_IOWAIT_N EX_WR_N EX_DATA[15:0] Data Out Data In TOV TOV TOV |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |