LXT971ABC datasheet(61/90 Pages) INTEL

61 / 90 page

LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver

Datasheet

Document #: 249414

Revision #: 002

Rev. Date: August 7, 2002

5.2

Timing Diagrams

Figure 28. 100BASE-TX Receive Timing - 4B Mode

Table 29. 100BASE-TX Receive Timing Parameters - 4B Mode

Parameter

Sym

Min

Typ1

Max

Units2

Test Conditions

RXD<3:0>, RX_DV, RX_ER setup

to RX_CLK High

–

RXD<3:0>, RX_DV, RX_ER hold

from RX_CLK High

–

CRS asserted to RXD<3:0>, RX_DV

–

Receive start of “J” to CRS asserted

–

Receive start of “T” to CRS de-asserted

–

Receive start of “J” to COL asserted

–

Receive start of “T” to COL de-asserted

–

1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production

testing.

2. BT is the duration of one bit as transferred to and from the MAC and is the reciprocal of the bit rate.

100BASE-T bit time = 10-8 s or 10 ns.

0ns

250ns

CRS

RX_DV

RXD<3:0>

RX_CLK

COL

TPFI

LXT971ABC 数据表(PDF) 61 Page - Intel Corporation

LXT971ABC 数据表(HTML) 61 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

数据表下载