| 数据搜索系统,热门电子元器件搜索 |
|
RT6310C/CH 数据表(PDF) 13 Page - Richtek Technology Corporation |
|
|
|||||||||||||||||||||||||||||
RT6310C/CH 数据表(HTML) 13 Page - Richtek Technology Corporation |
|
13 / 54 page ![]() RT6310 Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. DS6310-04 August 2023 www.richtek.com 13 during the ON state of high-side MOSFET. During the ON state of high-side MOSFET, the measured high-side MOSFET voltage is proportional to the high-side MOSFET current. In order to prevent the device from inductor saturation or any risk of damage, if the measured high-side MOSFET current is higher than peak current-limit threshold, the on-time timer is terminated immediately to limit the inductor current and the inductor current is decreased by turning on the low-side MOSFET. Once the low-side MOSFET current is below valley current- limit threshold, the next one-shot on-time timer is permitted to generate. The circuit of the cycle-by-cycle peak current limit works in every switching cycle. Output Under-Voltage Protection (UVP) The output under-voltage protection of RT6310 includes latched and hiccup mode. If the inductor current is higher than current-limit threshold (valley/peak current- limit threshold) during heavy-load condition, the output voltage tends to drop because the load demand exceeds that the converter can support. When the load demand is larger than the current ability of converter, the VFB (RT6310A/AH/D/DH)/VOUT (RT6310B/BH) / VFF (RT6310C/CH) starts to drop. Once the VFB/ VOUT/ VFF drops below typical 60% of reference/target voltage and the time length of this state is larger than the time width 11 s (typical), the latched/hiccup mode UVP is triggered. The different behaviors for latched/hiccup mode UVP is as follows : ⚫ The RT6310A/B/C/D provides output under-voltage protection (UVP) with latched mode. Once UVP is triggered, the IC stops PWM switching and enter latched mode. If UVP event is released, users should re-toggle the EN/MODE pin or power recycle VIN supply to re-power on the device. ⚫ The RT6310AH/BH/CH/DH provides output under- voltage protection (UVP) with hiccup mode. Once UVP is triggered, the IC takes a determined period for initiating auto-recovery soft-start sequence. If UVP event is released, the output voltage is regulated to target reference. Output Over-Voltage Protection (OVP) The output over-voltage protection of RT6310 includes latched and non-latched mode. If the VFB/VOUT/VFF rises above typical 120% of reference/target voltage and the time length of this state is larger than the time width 12 s (typical), the latched/non-latched mode OVP is triggered. The different behaviors of latched/non- latched mode OVP is as follows : ⚫ The RT6310A/B/C/D provides output over-voltage protection (OVP) with latched mode. Once OVP is triggered, the IC stops PWM switching and enter latched mode. If OVP event is released, users should re-toggle the EN/MODE pin or power recycle VIN supply to re-power on the device. ⚫ The RT6310AH/BH/CH/DH provides output over- voltage protection (OVP) with non-latched mode. Once OVP is triggered, the IC stops PWM switching and enter non-latched mode. If the OVP condition is released and the output voltage is lower than regulation level, the device returns to regulate output voltage. Over-Temperature Protection (OTP) The over-temperature protection of RT6310 includes latched and non-latched mode. OTP circuitry prevents device from overheating due to excessive power dissipation. If the junction temperature of device exceeds typical 150 C, the OTP is triggered to stop the temperature rising. The behaviors of latched and non- latched mode OTP is as follows : ⚫ The RT6310A/B/C/D provides over-temperature protection (OTP) with latched mode. Once OTP is triggered, the IC stops PWM switching and enter latched mode. If OTP event is released, users should re-toggle the EN/MODE pin or power recycle VIN supply to re-power on the device. ⚫ The RT6310AH/BH/CH/DH provides over- temperature protection (OTP) with non-latched mode. Once OTP is triggered, the IC stops PWM switching and enter non-latched mode. If the junction temperature of device drops below typical 130 C , the device enables the soft-start function to build the output voltage. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |