数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

VCTA25201B-R33MS6 数据表(PDF) 37 Page - Richtek Technology Corporation

部件名 VCTA25201B-R33MS6
功能描述  2.1MHz, 20A Multi-Phase Step-Down Converter with I2C Interface
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RICHTEK [Richtek Technology Corporation]
网页  http://www.richtek.com
标志 RICHTEK - Richtek Technology Corporation

VCTA25201B-R33MS6 数据表(HTML) 37 Page - Richtek Technology Corporation

Back Button VCTA25201B-R33MS6 Datasheet HTML 33Page - Richtek Technology Corporation VCTA25201B-R33MS6 Datasheet HTML 34Page - Richtek Technology Corporation VCTA25201B-R33MS6 Datasheet HTML 35Page - Richtek Technology Corporation VCTA25201B-R33MS6 Datasheet HTML 36Page - Richtek Technology Corporation VCTA25201B-R33MS6 Datasheet HTML 37Page - Richtek Technology Corporation VCTA25201B-R33MS6 Datasheet HTML 38Page - Richtek Technology Corporation VCTA25201B-R33MS6 Datasheet HTML 39Page - Richtek Technology Corporation VCTA25201B-R33MS6 Datasheet HTML 40Page - Richtek Technology Corporation VCTA25201B-R33MS6 Datasheet HTML 41Page - Richtek Technology Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 50 page
background image
RTQ2134-QA
Copyright © 2022 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
DSQ2134-QA-02
May
2022
www.richtek.com
37
Register
Address
0x39
Register
Name
FLT_BUCK3_CTRL
Bits
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Default
0
0
0
0
1
1
0
0
Read/Write
R
R
R
R
RW
R
R
R
Bits
Name
Description
Bit 7 to Bit 4
Bit 2 to Bit 0
Reserved
Reserved bits
Bit 3
FLT_BUCK3_
CTRLUV
Latch or hiccup protection behavior when Buck3 suffers UV detection.
0 : UV Shutdown
1 : UV Hiccup
Register
Address
0x3E
Register
Name
BUCK1_RAMP
Bits
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Default
0
1
0
0
0
1
0
0
Read/Write
R
RW
R
R
R
RW
R
R
Bits
Name
Description
Bit 7
Bit 5 to Bit 3
Bit 1 to Bit 0
Reserved
Reserved bits
Bit 6
BUCK1_DVS_UP
The operation mode when Buck1 ramps up.
0 : Auto Mode
1 : FCCM
Bit 2
BUCK1_DVS_DOWN
The operation mode when Buck1 ramps down.
0 : Decay Mode
1 : FCCM
Register
Address
0x42
Register
Name
BUCK1_CFG0
Bits
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Default
0
0
0
0
0
0
0
1
Read/Write
R
R
R
R
R
R
R
RW
Bits
Name
Description
Bit 7 to Bit 1
Reserved
Reserved bits
Bit 0
BUCK1_DIS
The output discharge resistor operates when Buck1 is turned off by
software or external enable pin.
0 : Disable output discharge resistor.
1 : Enable output discharge resistor.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com