数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8955BLGECO/V 数据表(PDF) 12 Page - Wolfson Microelectronics plc

部件名 WM8955BLGECO/V
功能描述  Stereo DAC For Portable Audio Applications
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8955BLGECO/V 数据表(HTML) 12 Page - Wolfson Microelectronics plc

Back Button WM8955BLGECO/V Datasheet HTML 8Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 9Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 10Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 11Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 12Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 13Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 14Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 15Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 16Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 44 page
background image
WM8955BL
Production Data
w
PD Rev 4.1 February 2007
12
SIGNAL TIMING REQUIREMENTS
SYSTEM CLOCK TIMING
MCLK
t
MCLKL
t
MCLKH
t
MCLKY
Figure 1 System Clock Timing Requirements
Test Conditions
CLKDIV2 = 0, DCVDD = 1.42V, DBVDD = 3.3V, DGND = 0V, TA = +25
oC, Slave Mode fs = 48kHz, MCLK = 384fs, 24-bit data,
unless otherwise stated.
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
System Clock Timing Information
MCLK System clock pulse width high
TMCLKL
21
ns
MCLK System clock pulse width low
TMCLKH
21
ns
MCLK System clock cycle time
TMCLKY
54
ns
MCLK duty cycle
TMCLKDS
60:40
40:60
Test Conditions
CLKDIV2 = 1, DCVDD = 1.42V, DBVDD = 3.3V, DGND = 0V, TA = +25
oC, Slave Mode fs = 48kHz, MCLK = 384fs, 24-bit data,
unless otherwise stated.
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
System Clock Timing Information
MCLK System clock pulse width high
TMCLKL
10
ns
MCLK System clock pulse width low
TMCLKH
10
ns
MCLK System clock cycle time
TMCLKY
27
ns
AUDIO INTERFACE TIMING – MASTER MODE
BCLK
(Output)
DACLRC
(Output)
DACDAT
t
DST
t
DHT
t
DL
Figure 2 Digital Audio Data Timing – Master Mode (see Control Interface)
Test Conditions
DBVDD = 3.3V, DGND = 0V, TA = +25
oC, Slave Mode fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
Bit Clock Timing Information
BCLK rise time (10pF load)
tBCLKR
3
ns
BCLK fall time (10pF load)
tBCLKF
3
ns
BCLK duty cycle (normal mode, BCLK =
MCLK/n)
tBCLKDS
50:50
BCLK duty cycle (USB mode, BCLK = MCLK)
tBCLKDS
TMCLKDS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com