数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8955BLGECO/V 数据表(PDF) 31 Page - Wolfson Microelectronics plc

部件名 WM8955BLGECO/V
功能描述  Stereo DAC For Portable Audio Applications
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8955BLGECO/V 数据表(HTML) 31 Page - Wolfson Microelectronics plc

Back Button WM8955BLGECO/V Datasheet HTML 27Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 28Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 29Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 30Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 31Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 32Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 33Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 34Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 35Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 44 page
background image
Production Data
WM8955BL
w
PD Rev 4.1 February 2007
31
AUDIO SAMPLE RATES
The WM8955BL supports a wide range of master clock frequencies and can generate many
commonly used audio sample rates directly from the master clock.
There are two clocking modes:
‘Normal’ mode supports master clocks of 128fs, 192fs, 256fs, 384fs, and their multiples
USB mode supports 12MHz or 24MHz master clocks. This mode is intended for use in
systems with a USB interface, and can run without a PLL.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
0
USB
0
Clocking Mode Select
1: USB Mode
0: ‘Normal’ Mode
5:1
SR [4:0]
00000
Sample Rate Control
6
MCLK DIV2
0
MCLK Divide by 2
0: Divide disabled
1: Divide enabled
R8 (08h)
Sample Rates
7
BCLKDIV2
0
Divide BITCLK output by 2
(use only in USB master mode, i.e.
when USB=1, MS=1)
1 = BCLK is divided by 2 (Note 1)
0 = BCLK is not divided
Table 22 Clocking and Sample Rate Control
Note:
1.
With BCLKDIV2=1, the LRCLK output produces a non-50:50 duty cycle if BCLK/LRCLK is not an
even integer.
The clocking of the WM8955BL is controlled using the MCLKDIV2, USB, and SR control bits. Setting
the MCLKDIV2 bit divides MCLK by two internally. The USB bit selects between ‘Normal’ and USB
mode. Each combination of the SR4 to SR0 control bits selects one MCLK division ratio and hence
one sample rate (see Table 23). The digital filter characteristics are automatically adjusted to suit the
MCLK and sample rate selected (see Digital Filter Characteristics).
Since all sample rates are generated by dividing MCLK, their accuracy depends on the accuracy of
MCLK. If MCLK changes, the sample rates change proportionately. Note that some sample rates (e.g.
44.1kHz in USB mode) are approximated, i.e. they differ from their target value by a very small
amount. This is not audible, as the maximum deviation is only 0.27% (8.0214kHz instead of 8kHz in
USB mode – for comparison, a half-tone step corresponds to a 5.9% change in pitch).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com