数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

WM8955BLGECO/V 数据表(PDF) 30 Page - Wolfson Microelectronics plc

部件名 WM8955BLGECO/V
功能描述  Stereo DAC For Portable Audio Applications
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8955BLGECO/V 数据表(HTML) 30 Page - Wolfson Microelectronics plc

Back Button WM8955BLGECO/V Datasheet HTML 26Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 27Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 28Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 29Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 30Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 31Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 32Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 33Page - Wolfson Microelectronics plc WM8955BLGECO/V Datasheet HTML 34Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 44 page
background image
WM8955BL
Production Data
w
PD Rev 4.1 February 2007
30
The PLL frequency ratio R = f2/f1 (see Figure 17) can be set using K and N in registers 44 (2Ch) to 46
(2Eh):
N = int (R)
K = int (2
22 (R-N))
Example:
MCLK = 12MHz required clock = 12.288MHz
R should be chosen to ensure 5<N<13. There is a divide by 4 and selectable divide by 2 after the
PLL which should be set to meet this requirement. Enabling the divide by 2 sets the required f2 = 8x
12.288MHz = 98.304MHz.
R = 98.304/12 = 8.192
N = intR = 8
K = int (2
22 x (8.192-8)) = 805306 = C49BAh.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
8:5
N
1000
Integer part of PLL input/output
frequency ratio. Use values greater
than 5 and less than 13.
R44 (2Ch)
PLL Control (1)
3:0
K [21:18]
0011
R45 (2Dh)
PLL Control (2)
8:0
K [17:9]
024h
R46 (2Eh)
PLL Control (3)
8:0
K [8:0]
1BAh
Fractional part of PLL input/output
frequency ratio (treat as one 22-digit
binary number)
R59 (3Bh)
7
KEN
0
0: Fractional part (K) disabled
1: K enabled
Table 20 PLL Frequency Ratio Control
The PLL performs best when f2 is around 90MHz. Its stability peaks at N=8. Some example settings
are shown below.
MCLK
(MHz)
DESIRED
OUTPUT
(MHz)
F2
(MHz)
MCLK
DIV2
PLL
OUT
DIV2
R
F2
(Hex)
K
(Hex)
11.91
11.2896
90.3168
0
1
7.5833
7
25545C
11.91
12.288
98.304
0
1
8.2539
8
103FF6
12
11.2896
90.3168
0
1
7.5264
7
21B089
12
12.288
98.304
0
1
8.192
8
C49BA
13
11.2896
90.3168
0
1
6.9474
6
3CA2F4
13
12.288
98.304
0
1
7.5618
7
23F548
14.4
11.2896
90.3168
0
1
6.272
6
116872
14.4
12.288
98.304
0
1
6.8267
6
34E818
19.2
11.2896
90.3168
1
1
9.408
9
1A1CAC
19.2
12.288
98.304
1
1
10.24
A
F5C28
19.68
11.2896
90.3168
1
1
9.1785
9
B6D22
19.68
12.288
98.304
1
1
9.9902
9
3F6017
19.8
11.2896
90.3168
1
1
9.1229
9
7DDCA
19.8
12.288
98.304
1
1
9.9297
9
3B8023
24
11.2896
90.3168
1
1
7.5264
7
21B089
24
12.288
98.304
1
1
8.192
8
C49BA
26
11.2896
90.3168
1
1
6.9474
6
3CA2F4
26
12.288
98.304
1
1
7.5618
7
23F548
27
11.2896
90.3168
1
1
6.6901
6
2C2B30
27
12.288
98.304
1
1
7.2818
7
12089E
Table 21 PLL Frequency Examples



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com