AT89LP213 datasheet(19/90 Pages) ATMEL

19 / 90 page

3538A–MICRO–7/06

AT89LP213/214 [Preliminary]

instruction, an internal polling sequence determines which request is serviced. The polling

sequence is based on the vector address; an interrupt with a lower vector address has higher

priority than an interrupt with a higher vector address. Note that the polling sequence is only

used to resolve pending requests of the same priority level.

The External Interrupts INT0 and INT1 can each be either level-activated or edge-activated,

depending on bits IT0 and IT1 in Register TCON. The flags that actually generate these inter-

rupts are the IE0 and IE1 bits in TCON. When the service routine is vectored to, hardware clears

the flag that generated an external interrupt only if the interrupt was edge-activated. If the inter-

rupt was level activated, then the external requesting source (rather than the on-chip hardware)

controls the request flag.

The Timer 0 and Timer 1 Interrupts are generated by TF0 and TF1, which are set by a rollover in

their respective Timer/Counter registers (except for Timer 0 in Mode 3). When a timer interrupt is

generated, the on-chip hardware clears the flag that generated it when the service routine is

vectored to.

The Serial Port Interrupt is generated by the logic OR of RI and TI in SCON plus SPIF in SPSR.

None of these flags is cleared by hardware when the service routine is vectored to. In fact, the

service routine normally must determine whether RI, TI, or SPIF generated the interrupt, and the

bit must be cleared by software.

A logic OR of all eight flags in the GPIF register causes the general-purpose interrupt. None of

these flags is cleared by hardware when the service routine is vectored to. The service routine

must determine which bit generated the interrupt, and the bit must be cleared in software. If the

interrupt was level activated, then the external requesting source must de-assert the interrupt

before the flag may be cleared by software.

The CF bit in ACSR generates the Comparator Interrupt. The flag is not cleared by hardware

when the service routine is vectored to and must be cleared by software.

Most of the bits that generate interrupts can be set or cleared by software, with the same result

as though they had been set or cleared by hardware. That is, interrupts can be generated and

pending interrupts can be canceled in software. The two exceptions are the SPI interrupt flag

SPIF and the general-purpose interrupt flags in GPIF. These flags are only set by hardware and

may only be cleared by software.

Table 12-1.

Interrupt Vector Addresses

Interrupt

Source

Vector Address

System Reset

RST or POR or BOD

0000H

External Interrupt 0

IE0

0003H

Timer 0 Overflow

TF0

000BH

External Interrupt 1

IE1

0013H

Timer 1 Overflow

TF1

001BH

Serial Port

RI or TI or SPIF

0023H

General-purpose Interrupt

GPIF

002BH

Analog Comparator

0033H

AT89LP213 数据表(PDF) 19 Page - ATMEL Corporation

AT89LP213 数据表(HTML) 19 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

数据表下载