数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CC1110-RTY1 数据表(PDF) 136 Page - Texas Instruments

部件名 CC1110-RTY1
功能描述  True System-on-Chip with Low Power RF Transceiver and 8051 MCU
PDF  203 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

CC1110-RTY1 数据表(HTML) 136 Page - Texas Instruments

Back Button CC1110-RTY1 Datasheet HTML 132Page - Texas Instruments CC1110-RTY1 Datasheet HTML 133Page - Texas Instruments CC1110-RTY1 Datasheet HTML 134Page - Texas Instruments CC1110-RTY1 Datasheet HTML 135Page - Texas Instruments CC1110-RTY1 Datasheet HTML 136Page - Texas Instruments CC1110-RTY1 Datasheet HTML 137Page - Texas Instruments CC1110-RTY1 Datasheet HTML 138Page - Texas Instruments CC1110-RTY1 Datasheet HTML 139Page - Texas Instruments CC1110-RTY1 Datasheet HTML 140Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 136 / 203 page
background image
CC1110
CC1110 PRELIMINARY Datasheet (Rev. 1.01) SWRS033A
Page 136 of 202
WDCTL.EN stops the timer and writing 1
restarts the timer from 0x0000.
The
timer
interval
is
set
by
the
WDCTL.INT[1:0] bits. In timer mode, a
reset will not be produced when the timer
interval has been reached.
13.12.3 Watchdog Timer Example
Figure 27 shows an example of periodical
clearing of an active watchdog timer.
; clear watchdog timer
MOV
WDCTL,#ABh
MOV
WDCTL,#5Bh
Figure 27: WDT Example
13.12.4 Watchdog Timer Register
This section describes the register for the
Watchdog Timer.
WDCTL (0xC9) – Watchdog Timer Control
Bit
Name
Reset
R/W
Description
7:4
CLR[3:0]
0000
R/W
Clear timer. When 0xA followed by 0x5 is written to these bits, the
timer is loaded with 0x0. Note the timer will only be cleared when
0x5 is written within 0.5 watchdog clock period after 0xA was
written. Writing to these bits when
EN is 0 has no effect. These
bits are always be read as 0000.
Enable timer. When a 1 is written to this bit the timer is enabled
and starts incrementing. Writing a 0 to this bit in timer mode stops
the timer. Writing a 0 to this bit in watchdog mode has no effect.
0
Timer disabled (stop timer)
3
EN
0
R/W
1
Timer enabled
Mode select. This bit selects the watchdog timer mode.
0
Watchdog mode
2
MODE
0
R/W
1
Timer mode
Timer interval select. These bits select the timer interval defined as
a given number of 32.768 or 34 kHz oscillator periods.
00
clock period x 32768 (typical 1 s)
01
clock period x 8192 (typical 0.25 s)
10
clock period x 512 (typical 15.625 ms)
1:0
INT[1:0]
00
R/W
11
clock period x 64 (typical 1.9 ms)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com