AM29PL160CB-65REF datasheet(17/44 Pages) AMD

17 / 44 page

May 9, 2006 22143C7

Am29PL160C

D A TA

SH EE T

HARDWARE DATA PROTECTION

The command sequence requirement of unlock cycles

for programming or erasing provides data protection

against inadvertent writes (refer to Table 10 for com-

mand definitions). In addition, the following hardware

data protection measures prevent accidental erasure

or programming, which might otherwise be caused by

spurious system level signals during VCC power-up

and power-down transitions, or from system noise.

Low VCC Write Inhibit

When VCC is less than VLKO, the device does not ac-

cept any write cycles. This protects data during VCC

power-up and power-down. The command register

and all internal program/erase circuits are disabled,

and the device resets. Subsequent writes are ignored

until VCC is greater than VLKO. The system must pro-

vide the proper signals to the control pins to prevent

unintentional writes when VCC is greater than VLKO.

Write Pulse “Glitch” Protection

Noise pulses of less than 5 ns (typical) on OE#, CE# or

WE# do not initiate a write cycle.

Logical Inhibit

Write cycles are inhibited by holding any one of OE# =

VIL, CE# = VIH or WE# = VIH. To initiate a write cycle,

CE# and WE# must be a logical zero while OE# is a

logical one.

Power-Up Write Inhibit

If WE# = CE# = VIL and OE# = VIH during power up,

the device does not accept commands on the rising

edge of WE#. The internal state machine is automati-

cally reset to reading array data on power-up.

Table 9.

Primary Vendor-Specific Extended Query

Addresses

(Word Mode)

Addresses

(Byte Mode)

Data

Description

40h

41h

42h

80h

82h

84h

0050h

0052h

0049h

Query-unique ASCII string “PRI”

43h

86h

0031h

Major version number, ASCII

44h

88h

0030h

Minor version number, ASCII

45h

8Ah

0000h

Address Sensitive Unlock

0 = Required, 1 = Not Required

46h

8Ch

0002h

Erase Suspend

0 = Not Supported, 1 = To Read Only, 2 = To Read & Write

47h

8Eh

0001h

Sector Protect

0 = Not Supported, X = Number of sectors in per group

48h

90h

0001h

Sector Temporary Unprotect

00 = Not Supported, 01 = Supported

49h

92h

0004h

Sector Protect/Unprotect scheme

01 = 29F040 mode, 02 = 29F016 mode,

03 = 29F400 mode, 04 = 29LV800A mode

4Ah

94h

0000h

Simultaneous Operation

00 = Not Supported, 01 = Supported

4Bh

96h

0000h

Burst Mode Type

00 = Not Supported, 01 = 4 Word Linear Burst, 02 = 8 Word Linear Burst,

03 = 32 Linear Burst, 04 = 4 Word Interleave Burst

4Ch

98h

0002h

Page Mode Type

00 = Not Supported, 01 = 4 Word Page, 02 = 8 Word Page

AM29PL160CB-65REF 数据表(PDF) 17 Page - Advanced Micro Devices

AM29PL160CB-65REF 数据表(HTML) 17 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表下载

链接网址

AM29PL160CB-65REF 数据表(PDF) 17 Page - Advanced Micro Devices

AM29PL160CB-65REF 数据表(HTML) 17 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表 下载

链接网址

数据表下载