PCF8549USLASH2SLASHF1 datasheet(4/36 Pages) PHILIPS

4 / 36 page

1997 Nov 21

Philips Semiconductors

Product speciﬁcation

× 102 pixels matrix LCD driver

PCF8549

PINNING

Pin functions

R0 TO R64: ROW DRIVER OUTPUTS

These pads output the row signals.

C0 TO C101: COLUMN DRIVER OUTPUTS

These pads output the column signals.

VSS1,2,2_HV: NEGATIVE POWER SUPPLY RAILS

Negative power supplies.

VDD1,2,2_HV: POSITIVE POWER SUPPLY RAILS

VDD2 and VDD2_HV are the supply voltages for the internal voltage generator. Both have to be on the same voltage and

may be connected together outside of the chip. If the internal voltage generator is not used, they should be both

connected to ground. VDD1 is used as power supply for the rest of the chip. This voltage can be a different voltage than

VDD2 and VDD2_HV.

VLCD1,2: LCD POWER SUPPLY

Positive power supply for the liquid crystal display. If the internal voltage generator is used, the two supply rails

VLCD1 and VLCD2 must be connected together. An external LCD supply voltage can be supplied using the V pad. In this

case, VLCD1 has to be connected to ground, and the internal voltage generator has to be programmed to zero. If the

PCF8549 is in power-down mode, the external LCD supply voltage has to be switched off.

SYMBOL

DESCRIPTION

R0 to R64

LCD row driver outputs

C0 to C101

LCD column driver outputs

VSS1,2,2_HV

negative power supply

VDD1,2,2_HV

supply voltage

VLCD1,2

LCD supply voltage

test 1 input

test 2 output

test 3 I/O

test 4 I/O

test 5 input

test 6 input

test 7 input

SDA

I2C data input

SCL

I2C clock line

SDA_OUT

I2C output

SA0

least signiﬁcant bit of slave address

OSC

oscillator

RES

external reset input, low active

PCF8549U/2/F1 数据表(PDF) 4 Page - NXP Semiconductors

PCF8549U/2/F1 数据表(HTML) 4 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

数据表下载