MPC826XACVR datasheet(21/52 Pages) FREESCALE

21 / 52 page

MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 1.1

Freescale Semiconductor

Electrical and Thermal Characteristics

Figure 11 shows signal behavior in MEMC mode.

Figure 11. MEMC Mode Diagram

NOTE

Generally, all MPC826xA bus and system output signals are driven from the

rising edge of the input clock (CLKin). Memory controller signals,

however, trigger on four points within a CLKin cycle. Each cycle is divided

by four internal ticks: T1, T2, T3, and T4. T1 always occurs at the rising

edge, and T3 at the falling edge, of CLKin. However, the spacing of T2 and

T4 depends on the PLL clock ratio selected, as shown in Table 11.

Figure 12 is a graphical representation of Table 11.

Figure 12. Internal Tick Spacing for Memory Controller Signals

Table 11. Tick Spacing for Memory Controller Signals

PLL Clock Ratio

Tick Spacing (T1 Occurs at the Rising Edge of CLKin)

1:2, 1:3, 1:4, 1:5, 1:6

1/4 CLKin

1/2 CLKin

3/4 CLKin

1:2.5

3/10 CLKin

1/2 CLKin

8/10 CLKin

1:3.5

4/14 CLKin

1/2 CLKin

11/14 CLKin

CLKin

V_CLK

Memory controller signals

sp34/sp30

CLKin

for 1:2.5

for 1:3.5

CLKin

for 1:2, 1:3, 1:4, 1:5, 1:6

MPC826XACVR 数据表(PDF) 21 Page - Freescale Semiconductor, Inc

MPC826XACVR 数据表(HTML) 21 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表下载

链接网址

MPC826XACVR 数据表(PDF) 21 Page - Freescale Semiconductor, Inc

MPC826XACVR 数据表(HTML) 21 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表 下载

链接网址

数据表下载