| 数据搜索系统,热门电子元器件搜索 |
|
MPC826XACVR 数据表(PDF) 18 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC826XACVR 数据表(HTML) 18 Page - Freescale Semiconductor, Inc |
|
18 / 52 page ![]() MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 1.1 18 Freescale Semiconductor Electrical and Thermal Characteristics Figure 8 shows PIO, timer, and DMA signals. Figure 8. PIO, Timer, and DMA Signal Diagram Table 10 lists SIU input characteristics. Table 9. AC Characteristics for SIU Inputs(1) Notes: 1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin. Spec Number Characteristic Setup (ns) Hold (ns) Max Min 66 MHz 83 MHz 66 MHz 83 MHz sp11 sp10 AACK/ARTRY/TA/TS/TEA/DBG/BG/BR 65 0.5 0.5 sp12 sp10 Data bus in normal mode 5 4 0.5 0.5 sp13 sp10 Data bus in ECC and PARITY modes 8 6 0.5 0.5 sp14 sp10 DP pins 7 6 0.5 0.5 sp15 sp10 All other pins 5 4 0.5 0.5 Sys clk PIO/IDMA/TIMER[TGATE assertion] input signals IDMA output signals sp22 sp23 sp42/sp43 TIMER(sp42/43)/ PIO(sp42a/sp43a) sp42a/sp43a output signals sp42/sp43 TIMER input signal [TGATE deassertion] sp22 sp23 Note: TGATE is asserted on the rising edge of the clock; it is deasserted on the falling edge. (See note) (See note) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |