MPC8541ECVTAPE datasheet(20/84 Pages) FREESCALE

20 / 84 page

MPC8541E PowerQUICC™ III Integrated Communications Processor Hardware Specifications, Rev. 4

Freescale Semiconductor

Ethernet: Three-Speed, MII Management

7.2

DUART AC Electrical Specifications

Table 17 provides the AC timing parameters for the DUART interface of the MPC8541E.

Ethernet: Three-Speed, MII Management

This section provides the AC and DC electrical characteristics forthree-speed, 10/100/1000, and MII

management.

8.1

Three-Speed Ethernet Controller (TSEC)

(10/100/1000 Mbps)—GMII/MII/TBI/RGMII/RTBI Electrical

Characteristics

The electrical characteristics specified here apply to allGMII (gigabit media independent interface), the

MII (media independent interface), TBI (ten-bit interface), RGMII (reduced gigabit media independent

interface), and RTBI (reduced ten-bit interface) signals except MDIO (management data input/output) and

MDC (management data clock). The RGMII and RTBI interfaces are defined for 2.5 V, while the GMII

and TBI interfaces can be operated at 3.3 or 2.5 V. Whether theGMII, MII, or TBI interface is operated at

3.3 or 2.5 V, the timing is compliant with the IEEE 802.3 standard. The RGMII and RTBI interfaces follow

the Hewlett-Packard reduced pin-count interface for Gigabit Ethernet Physical Layer Device Specification

Version 1.2a (9/22/2000). The electrical characteristics for MDIO and MDC are specified in Section 8.3,

“Ethernet Management Interface Electrical Characteristics.”

8.1.1

TSEC DC Electrical Characteristics

All GMII, MII, TBI, RGMII, and RTBI drivers and receivers comply with the DC parametric attributes

specified in Table 18 and Table 19. The potential applied to the input of a GMII, MII, TBI, RGMII, or

RTBI receiver may exceed the potential of the receiver’s power supply (i.e., a GMII driver powered from

a 3.6-V supply driving VOH into a GMII receiver powered from a 2.5-V supply). Tolerance for dissimilar

GMII driver and receiver supply potentials is implicit in these specifications. The RGMII and RTBI signals

are based on a 2.5-V CMOS interface voltage as defined by JEDEC EIA/JESD8-5.

Table 17. DUART AC Timing Specifications

Parameter

Value

Unit

Notes

Minimum baud rate

fCCB_CLK / 1048576

baud

Maximum baud rate

fCCB_CLK / 16

baud

1, 3

Oversample rate

—

2, 3

Notes:

1. Actual attainable baud rate will be limited by the latency of interrupt processing.

2. The middle of a start bit is detected as the 8th sampled 0 after the 1-to-0 transition of the start bit.

Subsequent bit values are sampled each 16th sample.

3. Guaranteed by design.

MPC8541ECVTAPE 数据表(PDF) 20 Page - Freescale Semiconductor, Inc

MPC8541ECVTAPE 数据表(HTML) 20 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载