LP1072 datasheet(8/32 Pages) FREESCALE

8 / 32 page

LP1072 Advance Information, Rev. 0.3

Freescale Semiconductor

PRELIMINARY

Functional Description

3.4.2

I/Q DAC

I/Q DAC specifications are shown in Table 4.

Wake-up time

From Shutdown

—

From Standby

—

µs

Table 4. I/Q DAC

Parameter

Condition

Min

Typ

Max

Units

Resolution

—

bit

Maximum Update rate

—

MHz

3dB Signal Bandwidth

—

MHz

Output common-mode voltage

—

0.7

Vcmo1

1 See Analog input pin for definition of I/Q DAC output common-mode level.

1.5

Load

—

Kohm

——

—

Integral Nonlinearity (INL)

—

±1.0

—

LSB

Differential Nonlinearity (DNL)

—

± 0.5

—

LSB

Total Harmonic Distortion (THD)

Fin= 1MHz

—

-48.5

—

Fin= 10MHz

—

-47

—

SNR

Fin= 1MHz

—

48.5

—

Fin= 10MHz

—

ENOB

Fin= 1MHz

—

7.2

—

bit

Fin= 10MHz

—

7.0

—

bit

Channel-to-Channel mismatch

Gain

—

0.2

—

Phase

—

0.5

—

Degree

DC offset after calibration

—

-1

—

LSB

Wake-up time

From Shutdown

—

µs

From Standby

—

µs

Table 3. I/Q ADC Specifications (continued)

Parameter

Condition

Min

Typ

Max

Units

LP1072 数据表(PDF) 8 Page - Freescale Semiconductor, Inc

LP1072 数据表(HTML) 8 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

数据表下载

链接网址

LP1072 数据表(PDF) 8 Page - Freescale Semiconductor, Inc

LP1072 数据表(HTML) 8 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

数据表 下载

链接网址

数据表下载