CS8416-CSZ datasheet(9/60 Pages) CIRRUS

9 / 60 page

DS578F3

CS8416

SWITCHING CHARACTERISTICS - SERIAL AUDIO PORTS

(Inputs: Logic 0 = 0 V, Logic 1 = VL; CL = 20 pF)

Notes:

8. In Software Mode the active edges of OSCLK are programmable.

9. In Software Mode the polarity of OLRCK is programmable.

10. This delay is to prevent the previous OSCLK edge from being interpreted as the first one after OLRCK

has changed.

11. This setup time ensures that this OSCLK edge is interpreted as the first one after OLRCK has changed.

Parameter

Symbol

Min

Typ

Max

Units

OSCLK/OLRCK Active Edge to SDOUT Output Valid

(Note 8)

tdpd

Master Mode

RMCK to OSCLK active edge delay

(Note 8)

tsmd

RMCK to OLRCK delay

(Note 9)

tlmd

OSCLK and OLRCK Duty Cycle

Slave Mode

OSCLK Period

tsckw

OSCLK Input Low Width

tsckl

OSCLK Input High Width

tsckh

OSCLK Active Edge to OLRCK Edge

(Notes 8,9,10)

tlrckd

OSCLK Edge Setup Before OSCLK Active-Edge (Notes 8,9,11)

tlrcks

Figure 1. Audio Port Master Mode Timing

Figure 2. Audio Port Slave Mode and Data Input

sckh

sckl

sckw

tdpd

SDOUT

(input)

lrcks

lrckd

OSCLK

OLRCK

t smd

t lmd

OS C LK

(output)

OLRC K

(output)

RM C K

(output)

CS8416-CSZ 数据表(PDF) 9 Page - Cirrus Logic

CS8416-CSZ 数据表(HTML) 9 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载

链接网址

CS8416-CSZ 数据表(PDF) 9 Page - Cirrus Logic

CS8416-CSZ 数据表(HTML) 9 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表 下载

链接网址

数据表下载