数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PPC440SPE-RNB667C 数据表(PDF) 75 Page - Applied Micro Circuits Corporation

部件名 PPC440SPE-RNB667C
功能描述  PowerPC 440SPe Embedded Processor
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMCC [Applied Micro Circuits Corporation]
网页  http://www.amcc.com
标志 AMCC - Applied Micro Circuits Corporation

PPC440SPE-RNB667C 数据表(HTML) 75 Page - Applied Micro Circuits Corporation

Back Button PPC440SPE-RNB667C Datasheet HTML 71Page - Applied Micro Circuits Corporation PPC440SPE-RNB667C Datasheet HTML 72Page - Applied Micro Circuits Corporation PPC440SPE-RNB667C Datasheet HTML 73Page - Applied Micro Circuits Corporation PPC440SPE-RNB667C Datasheet HTML 74Page - Applied Micro Circuits Corporation PPC440SPE-RNB667C Datasheet HTML 75Page - Applied Micro Circuits Corporation PPC440SPE-RNB667C Datasheet HTML 76Page - Applied Micro Circuits Corporation PPC440SPE-RNB667C Datasheet HTML 77Page - Applied Micro Circuits Corporation PPC440SPE-RNB667C Datasheet HTML 78Page - Applied Micro Circuits Corporation PPC440SPE-RNB667C Datasheet HTML 79Page - Applied Micro Circuits Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 80 page
background image
PowerPC 440SPe Embedded Processor
Revision 1.23 - Sept 21, 2006
AMCC Proprietary
75
Preliminary Data Sheet
In the following examples, the data strobes (DQS) and the data are shown to be coincident. There is actually a
slight skew as specified by the SDRAM specifications, and there can be additional skew due to loading and signal
routing. It is recommended that the signal length for all of the eight DQS signals be matched.
Figure 10. DDR SDRAM Memory Data and DQS
Table 20. DDR SDRAM I/O Read Timing—TSD and THD
Notes:
1. TSD and THD are measured under worst case conditions.
2. Clock speed for the values in the table is 333.33MHz.
3. The time values in the table include 1/4 of a cycle at 166MHz (3ns x 0.25 = 0.75 ns).
4. To obtain adjusted TSD and THD values for lower clock frequencies, subtract 0.75 ns from the values in the table and add 1/4
of the cycle time for the lower clock frequency (e.g., TSD - 0.75 + 0.25TCYC).
Signal Names
Reference Signal
Read Data vs DQS Set up
TSD (ns)
Read Data vs DQS Hold
THD (ns)
MemData00:07
DQS0
0.00
1.00
MemData08:15
DQS1
0.00
1.00
MemData16:23
DQS2
0.00
1.00
MemData24:31
DQS3
0.00
1.00
MemData32:39
DQS4
0.00
1.00
MemData40:47
DQS5
0.00
1.00
MemData48:55
DQS6
0.00
1.00
MemData56:63
DQS7
0.00
1.00
ECC0:7
DQS8
0.00
1.00
DQS
MemData
TSD
THD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com