数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

TLC3544CPWRG4 数据表(PDF) 25 Page - Texas Instruments

部件名 TLC3544CPWRG4
功能描述  5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TLC3544CPWRG4 数据表(HTML) 25 Page - Texas Instruments

Back Button TLC3544CPWRG4 Datasheet HTML 21Page - Texas Instruments TLC3544CPWRG4 Datasheet HTML 22Page - Texas Instruments TLC3544CPWRG4 Datasheet HTML 23Page - Texas Instruments TLC3544CPWRG4 Datasheet HTML 24Page - Texas Instruments TLC3544CPWRG4 Datasheet HTML 25Page - Texas Instruments TLC3544CPWRG4 Datasheet HTML 26Page - Texas Instruments TLC3544CPWRG4 Datasheet HTML 27Page - Texas Instruments TLC3544CPWRG4 Datasheet HTML 28Page - Texas Instruments TLC3544CPWRG4 Datasheet HTML 29Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 42 page
background image
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C – OCTOBER 2000 – REVISED MAY 2003
25
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
conversion operation
CS
12
3
5
46
7
13
14
15
1
ID15
ID14
ID13
1D12
12
ID15
OD15
OD14
OD13
OD12
OD11
OD10
OD9
OD4
OD2
OD15
48 SCLKs for Long Sampling
16 SCLKs for Short Sampling
SDO goes to Hi-Z After 16th SCLK
16
Hi-Z
t(conv)
t(SAMPLE)
FS in High
SDI
INT
EOC
SDO
OR
Previous Conversion Result
Select Channel
OD3
OD[15:2] is the result of previous conversion.
Don’t Care
The dotted line means signal may or may not exist.
Figure 12. Mode 00, CS Initiates Operation
12
3
5
46
7
13
14
15
1
ID15
1D14
ID13 1D12
12
ID15
OD14 OD13 OD12 OD11
OD10
OD9
OD4
OD15
OD15
OD2
OD3
48 SCLKs for Long Sampling
16 SCLKs for Short Sampling
16
Hi-Z
SDO Goes Through Hi-Z After 16 SCLK
Previous Conversion Result
Select Channel
t(SAMPLE)
t(conv)
SCLK
CS
FS
SDI
INT
EOC
SDO
OR
OD[15:2] is the result of previous conversion.
Don’t Care
The dotted line means signal may or may not exist.
Figure 13. Mode 00, FS Initiates Operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com