P912XDP512F0MFVR datasheet(181/1350 Pages) FREESCALE

181 / 1350 page

Chapter 5 Analog-to-Digital Converter (S12ATD10B8CV3)

MC9S12XDP512 Data Sheet, Rev. 2.17

Freescale Semiconductor

181

5.4.2

Digital Sub-Block

This subsection explains some of the digital features in more detail. See register descriptions for all details.

5.4.2.1

External Trigger Input

The external trigger feature allows the user to synchronize ATD conversions to the external environment

events rather than relying on software to signal the ATD module when ATD conversions are to take place.

The external trigger signal (out of reset ATD channel 7, conﬁgurable in ATDCTL1) is programmable to

be edge or level sensitive with polarity control. Table 5-23 gives a brief description of the different

combinations of control bits and their effect on the external trigger function.

During a conversion, if additional active edges are detected the overrun error ﬂag ETORF is set.

In either level or edge triggered modes, the ﬁrst conversion begins when the trigger is received. In both

cases, the maximum latency time is one bus clock cycle plus any skew or delay introduced by the trigger

circuitry.

NOTE

The conversion results for the external trigger ATD channel 7 have no

meaning while external trigger mode is enabled.

Once ETRIGE is enabled, conversions cannot be started by a write to ATDCTL5, but rather must be

triggered externally.

If the level mode is active and the external trigger both de-asserts and re-asserts itself during a conversion

sequence, this does not constitute an overrun; therefore, the ﬂag is not set. If the trigger is left asserted in

level mode while a sequence is completing, another sequence will be triggered immediately.

Table 5-23. External Trigger Control Bits

ETRIGLE

ETRIGP

ETRIGE

SCAN

Description

Ignores external trigger. Performs one

conversion sequence and stops.

Ignores external trigger. Performs

continuous conversion sequences.

Falling edge triggered. Performs one

conversion sequence per trigger.

Rising edge triggered. Performs one

conversion sequence per trigger.

Trigger active low. Performs

continuous conversions while trigger

is active.

Trigger active high. Performs

continuous conversions while trigger

is active.

P912XDP512F0MFVR 数据表(PDF) 181 Page - Freescale Semiconductor, Inc

P912XDP512F0MFVR 数据表(HTML) 181 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载