PCA9633DP2 datasheet(9/42 Pages) NXP

9 / 42 page

PCA9633_3

Product data sheet

Rev. 03 — 20 December 2006

9 of 42

NXP Semiconductors

PCA9633

4-bit Fm+ I2C-bus LED driver

Remark: The default LED All Call I2C-bus address (E0h or 1110 000) must not be used

as a regular I2C-bus slave address since this address is enabled at power-up. All the

PCA9633s on the I2C-bus will acknowledge the address if sent by the I2C-bus master.

7.1.3 LED Sub Call I2C-bus addresses

• 3 different I2C-bus addresses can be used

• Default power-up values:

– SUBADR1 register: E2h or 1110 001

– SUBADR2 register: E4h or 1110 010

– SUBADR3 register: E8h or 1110 100

• Programmable through I2C-bus (volatile programming)

• At power-up, Sub Call I2C-bus addresses are disabled. PCA9633 does not send an

ACK when E2h (R/W = 0) or E3h (R/W = 1), E4h (R/W = 0) or E5h (R/W = 1), or

E8h (R/W = 0) or E9h (R/W = 1) is sent by the master.

See Section 7.3.7 “I2C-bus subaddress 1 to 3, SUBADRx” for more detail.

Remark: The default LED Sub Call I2C-bus addresses may be used as regular I2C-bus

slave addresses as long as they are disabled.

7.1.4 Software Reset I2C-bus address

The address shown in Figure 9 is used when a reset of the PCA9633 needs to be

performed by the master. The Software Reset address (SWRST Call) must be used with

R/W = 0. If R/W = 1, the PCA9633 does not acknowledge the SWRST. See Section 7.6

“Software Reset” for more detail.

Remark: The Software Reset I2C-bus address is a reserved address and cannot be used

as a regular I2C-bus slave address (16-pin version) or as an LED All Call or LED Sub Call

address.

7.2 Control register

Following the successful acknowledgement of the slave address, LED All Call address or

LED Sub Call address, the bus master will send a byte to the PCA9633, which will be

stored in the Control register.

The lowest 4 bits are used as a pointer to determine which register will be accessed

(D[3:0]). The highest 3 bits are used as Auto-Increment ﬂag and Auto-Increment options

(AI[2:0]). Bit 4 is unused and must be programmed with zero (0) for proper device

operation.

Fig 9.

Software Reset address

002aab416

R/W

PCA9633DP2 数据表(PDF) 9 Page - NXP Semiconductors

PCA9633DP2 数据表(HTML) 9 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

数据表下载