数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCA9633DP2 数据表(PDF) 14 Page - NXP Semiconductors

部件名 PCA9633DP2
功能描述  4-bit Fm I2C-bus LED driver
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCA9633DP2 数据表(HTML) 14 Page - NXP Semiconductors

Back Button PCA9633DP2 Datasheet HTML 10Page - NXP Semiconductors PCA9633DP2 Datasheet HTML 11Page - NXP Semiconductors PCA9633DP2 Datasheet HTML 12Page - NXP Semiconductors PCA9633DP2 Datasheet HTML 13Page - NXP Semiconductors PCA9633DP2 Datasheet HTML 14Page - NXP Semiconductors PCA9633DP2 Datasheet HTML 15Page - NXP Semiconductors PCA9633DP2 Datasheet HTML 16Page - NXP Semiconductors PCA9633DP2 Datasheet HTML 17Page - NXP Semiconductors PCA9633DP2 Datasheet HTML 18Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 42 page
background image
PCA9633_3
© NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 03 — 20 December 2006
14 of 42
NXP Semiconductors
PCA9633
4-bit Fm+ I2C-bus LED driver
When DMBLNK bit is programmed with 1, GRPPWM and GRPFREQ registers define a
global blinking pattern, where GRPFREQ contains the blinking period (from 24 Hz to
10.73 s) and GRPPWM the duty cycle (ON/OFF ratio in %).
7.3.5 Group frequency, GRPFREQ
GRPFREQ is used to program the global blinking period when DMBLNK bit (MODE2
register) is equal to 1. Value in this register is a ‘Don’t care’ when DMBLNK = 0.
Applicable to LED outputs programmed with LDRx = 11 (LEDOUT register).
Blinking period is controlled through 256 linear steps from 00h (41 ms, frequency 24 Hz)
to FFh (10.73 s).
(in seconds)
7.3.6 LED driver output state, LEDOUT
LDRx = 00 — LED driver x is off (default power-up state).
LDRx = 01 — LED driver x is fully on (individual brightness and group dimming/blinking
not controlled).
LDRx = 10 — LED driver x individual brightness can be controlled through its PWMx
register.
LDRx = 11 — LED driver x individual brightness and group dimming/blinking can be
controlled through its PWMx register and the GRPPWM registers.
duty cycle
GDC 7:0
[]
256
---------------------------
=
Table 12.
GRPFREQ - Group Frequency register (address 07h) bit description
Legend: * default value.
Address
Register
Bit
Symbol
Access
Value
Description
07h
GRPFREQ
7:0
GFRQ[7:0]
R/W
0000 0000*
GRPFREQ register
global blinking period
GFRQ 7:0
[] 1
+
24
----------------------------------------
=
Table 13.
LEDOUT - LED driver output state register (address 08h) bit description
Legend: * default value.
Address
Register
Bit
Symbol
Access
Value
Description
08h
LEDOUT
7:6
LDR3
R/W
00*
LED3 output state control
5:4
LDR2
R/W
00*
LED2 output state control
3:2
LDR1
R/W
00*
LED1 output state control
1:0
LDR0
R/W
00*
LED0 output state control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com