TMP86CS64AFG datasheet(28/202 Pages) TOSHIBA

28 / 202 page

Page 18

2. Operational Descriptions

2.2 System Clock Controller

TMP86CS64AFG

(2) SLOW2 Mode

The CPU core operates with low-frequency clock. Switching from NORMAL2 to SLOW2, and

vise-versa is programmed in SYSCR2<SYSCK>. Do not clear XTEN to 0 in the SLOW2 mode.

(3) SLOW1 Mode

Power dissipation can be reduced by stopping high-frequency clock oscillation, and operating the

CPU core and on-chip peripherals with low-frequency clock.

Switching from SLOW1 to SLOW2, and vise-versa is programmed in SYSCR2<XEN>. In the

SLOW1 and SLEEP1 modes, output from the 1st to 6th stages is stopped.

(4) IDLE2 Mode

The CPU and watchdog timer are halted, and on-chip peripherals are operated with the high- and

low-frequency clocks. Entering and exiting the IDLE2 mode is the same as for the IDLE1 mode.

After exiting the IDLE2 mode, the CPU returns to the NORMAL2 mode.

(5) SLEEP1 Mode

The CPU and watchdog timer are halted, and on-chip peripherals are operated with the low-fre-

quency clock. Entering and exiting the SLEEP1 mode is the same as for the IDLE1 mode. After exit-

ing the SLEEP1 mode, th CPU returns to the SLOW1 mode. High-frequency clock oscillation is

stopped. In the SLOW1 and SLEEP1 modes, output from the 1st to 6th stages is stopped.

(6) SLEEP2 Mode

The SLEEP2 mode is the idle mode corresponding to the SLOW2 mode. The SLEEP2 mode is the

same as the SLOW2 mode except that high-frequency clock is activated.

(7) SLEEP0 Mode

The CPU and on-chip peripherals are halted except oscillator and TBT. The SLEEP0 mode is

entered by setting the system control register SYSCR2<TGHALT> to 1 in the SLOW1 mode. When

the SLEEP0 mode is entered, the CPU is halted and the timing generator stops clocking to the

peripherals except TBT. When detecting the falling edge of the source clock set in

TBTCR<TBTCK>, the timing generator starts the clocking operation to all on-chip peripherals.

When the SLEEP0 mode is exited, the CPU restarts operation and returns to the SLOW1 mode. the

CPU enters to the SLEEP0 mode and returns to the SLOW1 mode regardless of setting in

TBTCR<TBTEN>. Interrupt processing is performed when IMF = 1, EF8 (TBT interrupt enable

flag) = 1, and TBTCR<TBTEN> = 1.

When the SLEEP0 mode is entered with TBTCR<TBTEN> = 1, INTTBT interrupt latch is set

after returning to the SLOW1 mode.

TMP86CS64AFG 数据表(PDF) 28 Page - Toshiba Semiconductor

TMP86CS64AFG 数据表(HTML) 28 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载