ADIN1101BCPZ-R7 datasheet(77/79 Pages) AD

77 / 79 page

Data Sheet

ADIN1101

analog.com

Rev. A | 77 of 79

MAC Interface Loopbacks Configuration Register

Device Address: 0x1F; Register Address: 0x8055, Reset: 0x000A, Name: MAC_IF_LOOPBACK

MAC interface loopbacks configuration.

Table 145. Bit Descriptions for MAC_IF_LOOPBACK

Bits

Bit Name

Description

Reset

Access

[15:4]

RESERVED

Reserved.

0x0

MAC_IF_REM_LB_RX_SUP_EN

Suppress Receiver Enable. Suppress receiver to the MAC when

MAC_IF_REM_LB_EN is set.

0x1

R/W

MAC_IF_REM_LB_EN

MAC Interface Remote Loopback Enable. Receive data is looped back to the

transmitter.

0x0

R/W

MAC_IF_LB_TX_SUP_EN

Suppress Transmission Enable. Suppress transmission to the PHY when

MAC_IF_LB_EN is set.

0x1

R/W

MAC_IF_LB_EN

MAC Interface Loopback Enable. Transmit data is looped back to receiver.

0x0

R/W

MAC Start of Packet (SOP) Generation Control Register

Device Address: 0x1F; Register Address: 0x805A, Reset: 0x001B, Name: MAC_IF_SOP_CNTRL

Table 146. Bit Descriptions for MAC_IF_SOP_CNTRL

Bits

Bit Name

Description

Reset

Access

[15:6]

RESERVED

Reserved.

0x0

MAC_IF_TX_SOP_LEN_CHK_EN

Enable Transmit SOP Preamble Length Check.

0x0

R/W

MAC_IF_TX_SOP_SFD_EN

Enable Transmit SOP Signal Indication on start of frame delimiter (SFD).

0x1

R/W

MAC_IF_TX_SOP_DET_EN

Enable the Generation of the Transmit SOP Indication Signal.

0x1

R/W

MAC_IF_RX_SOP_LEN_CHK_EN

Enable Receiver SOP Preamble Length Check. If this bit is set and no SFD is

received, the receiver SOP signal indication is set after eight bytes. Otherwise, the

receiver SOP is not set if no SFD is received in the first eight bytes.

0x0

R/W

MAC_IF_RX_SOP_SFD_EN

Enable Receiver SOP Signal Indication on SFD Reception. If both

MAC_IF_RX_SOP_DET_EN and MAC_IF_RX_SOP_SFD_EN are set,the receiver

SOP signal is set when the SFD is received. Otherwise, the receiver SOP is set

when RX_DV is set. The receiver SOP signal remains set until the end of the frame.

0x1

R/W

MAC_IF_RX_SOP_DET_EN

Enable the Generation of the Receiver SOP Indication Signal.

0x1

R/W

ADIN1101BCPZ-R7 数据表(PDF) 77 Page - Analog Devices

ADIN1101BCPZ-R7 数据表(HTML) 77 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

数据表下载