ST7LITE0XY0 datasheet(85/124 Pages) STMICROELECTRONICS

85 / 124 page

ST7LITE0xY0, ST7LITESxY0

85/124

13.3.4 Internal RC Oscillator and PLL

The ST7 internal clock can be supplied by an internal RC oscillator and PLL (selectable by option byte).

The RC oscillator and PLL characteristics are temperature-dependent and are grouped in two tables.

13.3.4.1 Devices with “6” order code suffix (tested for TA = -40 to +85°C) @ VDD = 4.5 to 5.5V

Notes:

1. If the RC oscillator clock is selected, to improve clock stability and frequency accuracy, it is recommended to place a

decoupling capacitor, typically 100nF, between the VDD and VSS pins as close as possible to the ST7 device.

2. See “INTERNAL RC OSCILLATOR ADJUSTMENT” on page 24

3. Data based on characterization results, not tested in production

4. Averaged over a 4ms period. After the LOCKED bit is set, a period of tSTAB is required to reach ACCPLL accuracy

5. After the LOCKED bit is set ACCPLL is max. 10% until tSTAB has elapsed. See Figure 13 on page 25.

6. Guaranteed by design.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VDD(RC)

Internal RC Oscillator operating voltage

2.4

5.5

VDD(x4PLL)

x4 PLL operating voltage

2.4

3.3

VDD(x8PLL)

x8 PLL operating voltage

3.3

5.5

tSTARTUP

PLL Startup time

PLL input clock (fPLL)

cycles

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fRC

Internal RC oscillator fre-

quency

RCCR = FF (reset value), TA=25°C, VDD=5V

760

kHz

RCCR = RCCR02 ),TA=25°C, VDD=5V

1000

ACCRC

Accuracy of Internal RC

oscillator with

RCCR=RCCR02)

TA=25°C,VDD=4.5 to 5.5V

-1

+1%

TA=-40 to +85°C, VDD=5V

-5

TA=0 to +85°C, VDD=4.5 to 5.5V

-23)

+23)

IDD(RC)

RC oscillator current con-

sumption

TA=25°C,VDD=5V

9703)

µA

tsu(RC)

RC oscillator setup time

TA=25°C,VDD=5V

102)

µs

fPLL

x8 PLL input clock

13)

MHz

tLOCK

PLL Lock time5)

2ms

tSTAB

PLL Stabilization time5)

4ms

ACCPLL

x8 PLL Accuracy

fRC = 1MHz@TA=25°C, VDD=4.5 to 5.5V

0.14)

fRC = 1MHz@TA=-40 to +85°C, VDD=5V

0.14)

tw(JIT)

PLL jitter period

fRC = 1MHz

86)

kHz

JITPLL

PLL jitter (

∆f

CPU/fCPU)1

IDD(PLL)

PLL current consumption TA=25°C

6003)

µA

ST7LITE0XY0 数据表(PDF) 85 Page - STMicroelectronics

ST7LITE0XY0 数据表(HTML) 85 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载