ADL6332ACCZB-R7 datasheet(34/55 Pages) AD

34 / 55 page

Data Sheet

ADL6332

SERIAL PORT INTERFACE (SPI)

analog.com

Rev. A | 34 of 55

INITIALIZATION SEQUENCE

ADL6332 has a built-in initialization sequence triggered by software

reset to correctly load data from the NVM into memory for normal

amplifier operation. The calibrated/trimmed settings for AMP1 and

AMP2 are programmed in Analog Devices' factory and stored in

NVM before shipping. After a software reset is performed, the data

in the NVM must be loaded into the digital registers 0x140 to 0x145

for operation. This loading process takes four SPI cycles, write or

read, after the software reset is asserted. The loading process is

independent of the state of the ENP pin, high or low.

The full procedure for initializing the part is:

1. Supply 3.3 V.

2. Apply software reset.

3. Send four SPI commands to ADL6332, read or write.

The software reset, sending 0x81 in register 0x000, is always

recommended right after 3.3 V is supplied.

Example 1 (Table 17):

After 3.3 V is supplied:

1. Write 0x81 in register 0x000 for the software reset.

2. Write 0x18 in register 0x000 for configuring 4-wire SPI mode.

3. Write 0x01 in register 0x00A: Scratch pad.

4. Write 0x02 in register 0x00A: Scratch pad.

5. Write 0x03 in register 0x00A: Scratch pad.

6. Write 0x07 in register 0x101 for enabling AMP2, DSA, and

AMP1 to start the normal amplifier operation.

formance in the ADL6332.

After four write cycles are sent, the data in registers 0x140 to 0x145

are correctly loaded for use in operation.

Example 1 is the basic sequence to start ADL6332 in normal

operation. After the sequence is complete, the registers are set to

default configuration. It is recommended to enable AMP2, DSA, and

AMP1 in register 0x101, in the last SPI cycle in step 6 to avoid any

unexpected output signals from ADL6332 when ENP pin is set to

high together with the 3.3 V supply.

Table 17. Example 1: SPI Command Writes

Address

Write Data

Notes

0x000

0x81

Software reset

0x000

0x18

1st Cycle: Configure 4-wire SPI mode.

0x00A

0x01

2nd Cycle: Scratch pad writing. Any data is fine.

0x00A

0x02

3rd Cycle: Scratch pad writing. Any data is fine.

0x00A

0x03

4th Cycle: Scratch pad writing. Any data is fine.

0x101

0x07

The data in registers 0x140 to 0x145 are correctly loaded to use for operation. Enable AMP2, DSA,

AMP1 functions to start operations. Default register values are used for RF performance.

ADL6332ACCZB-R7 数据表(PDF) 34 Page - Analog Devices

ADL6332ACCZB-R7 数据表(HTML) 34 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

数据表下载

链接网址

ADL6332ACCZB-R7 数据表(PDF) 34 Page - Analog Devices

ADL6332ACCZB-R7 数据表(HTML) 34 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

数据表 下载

链接网址

数据表下载