| 数据搜索系统,热门电子元器件搜索 |
|
ADL6332ACCZB-R7 数据表(PDF) 37 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADL6332ACCZB-R7 数据表(HTML) 37 Page - Analog Devices |
|
37 / 55 page ![]() Data Sheet ADL6332 APPLICATIONS INFORMATION analog.com Rev. A | 37 of 55 AC COUPLING The ESD clamps are located right after input ports and before the output port (see Figure 100). When a DC voltage greater than or equal to 1.0 V is applied as common-mode, there is a risk of latching the silicon controlled rectifier (SCR) clamps in the ESD protection block with a single spike. Even with a DC voltage less than 1 V, intermodulation (IM) performance of the part may be degraded. An external DC block capacitor for AC-coupled is always recommended. Figure 100. Simplified RF Input and Output Port Structure |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |