PCF8563TSLASHF4 datasheet(23/45 Pages) NXP

23 / 45 page

PCF8563

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 11 — 26 October 2015

23 of 45

NXP Semiconductors

PCF8563

Real-time clock/calendar

9.5 I2C-bus protocol

9.5.1 Addressing

Before any data is transmitted on the I2C-bus, the device which should respond is

addressed first. The addressing is always carried out with the first byte transmitted after

the start procedure.

The PCF8563 acts as a slave receiver or slave transmitter. Therefore the clock signal SCL

is only an input signal, but the data signal SDA is a bidirectional line.

Two slave addresses are reserved for the PCF8563:

Read: A3h (10100011)

Write: A2h (10100010)

The PCF8563 slave address is illustrated in Figure 17.

9.5.2 Clock and calendar READ or WRITE cycles

The I2C-bus configuration for the different PCF8563 READ and WRITE cycles is shown in

Figure 18, Figure 19 and Figure 20. The register address is a 4-bit value that defines

which register is to be accessed next. The upper four bits of the register address are not

used.

Fig 17. Slave address

mce189

R/W

group 1

group 2

Fig 18. Master transmits to slave receiver (WRITE mode)

SLAVE ADDRESS

DATA

acknowledgement

from slave

acknowledgement

from slave

acknowledgement

from slave

R/W

auto increment

memory register address

013aaa346

n bytes

PCF8563T/F4 数据表(PDF) 23 Page - NXP Semiconductors

PCF8563T/F4 数据表(HTML) 23 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

数据表下载

链接网址

PCF8563T/F4 数据表(PDF) 23 Page - NXP Semiconductors

PCF8563T/F4 数据表(HTML) 23 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

数据表 下载

链接网址

数据表下载