XCVU5P datasheet(40/68 Pages) AMD

40 / 68 page

GTY Transceiver Specifications

The UltraScale Architecture and Product Data Sheet: Overview (DS890) lists the Virtex UltraScale+ FPGAs that

include the GTY transceivers.

GTY Transceiver DC Input and Output Levels

Table 43 summarizes the DC specifications of the GTY transceivers in Virtex UltraScale+ FPGAs. Consult the

UltraScale Architecture GTY Transceivers User Guide (UG578) for further details.

Table 43: GTY Transceiver DC Specifications

Symbol

DC Parameter

Conditions

Min

Typ

Max

Units

DVPPIN

Differential peak-to-peak input voltage

(external AC coupled)

>10.3125 Gb/s

150

–

1250

6.6 Gb/s to 10.3125 Gb/s

150

–

1250

≤ 6.6 Gb/s

150

–

2000

VIN

Single-ended input voltage. Voltage

measured at the pin referenced to

GND.

DC coupled VMGTAVTT = 1.2V

–400

–

VMGTAVTT

VCMIN

Common mode input voltage

DC coupled VMGTAVTT = 1.2V

–

2/3 VMGTAVTT

–

DVPPOUT

Differential peak-to-peak output

voltage1

Transmitter output swing is set

to 11111

800

–

VCMOUTDC

Common mode output voltage: DC

coupled (equation based)

When remote RX is terminated to

GND

VMGTAVTT/2 – DVPPOUT/4

When remote RX termination is

floating

VMGTAVTT – DVPPOUT/2

When remote RX is terminated to

VRX_TERM2

VCMOUTAC

Common mode output voltage: AC

coupled

Equation based

VMGTAVTT – DVPPOUT/2

RIN

Differential input resistance

–

100

–

ROUT

Differential output resistance

–

100

–

TOSKEW

Transmitter output pair (TXP and TXN) intra-pair skew

–

CEXT

Recommended external AC coupling capacitor3

–

100

–

Notes:

The output swing and pre-emphasis levels are programmable using the GTY transceiver attributes discussed in the UltraScale Architecture

GTY Transceivers User Guide (UG578) and can result in values lower than reported in this table.

VRX_TERM is the remote RX termination voltage.

Other values can be used as appropriate to conform to specific protocols and standards.

Figure 3: Single-Ended Peak-to-Peak Voltage

Single-Ended

Peak-to-Peak

Voltage

X16653-072117

Virtex UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics

DS923 (v1.10) April 26, 2019

www.xilinx.com

Product Specification

Send Feedback

XCVU5P 数据表(PDF) 40 Page - Advanced Micro Devices

XCVU5P 数据表(HTML) 40 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

数据表下载