STR910FAM32X6 datasheet(21/99 Pages) STMICROELECTRONICS

21 / 99 page

STR91xFAx32 STR91xFAx42 STR91xFAx44

Functional overview

21/99

Figure 2.

Clock control

3.10.2

Reference clock (RCLK)

The main clock (fMSTR) can be divided to operate at a slower frequency reference clock

(RCLK) for the ARM core and all the peripherals. The RCLK provides the divided clock for

the ARM core, and feeds the dividers for the AHB, APB, External Memory Interface, and

FMI units.

3.10.3

AHB clock (HCLK)

The RCLK can be divided by 1, 2 or 4 to generate the AHB clock. The AHB clock is the bus

clock for the AHB bus and all bus transfers are synchronized to this clock. The maximum

HCLK frequency is 96 MHz.

3.10.4

APB clock (PCLK)

The RCLK can be divided by 1, 2, 4 or 8 to generate the APB clock. The APB clock is the

bus clock for the APB bus and all bus transfers are synchronized to this clock. Many of the

peripherals that are connected to the AHB bus also use the PCLK as the source for external

bus data transfers. The maximum PCLK frequency is 48 MHz.

3.10.5

Flash memory interface clock (FMICLK)

The FMICLK clock is an internal clock derived from RCLK, defaulting to RCLK frequency at

power up. The clock can be optionally divided by 2. The FMICLK determines the bus

bandwidth between the ARM core and the Flash memory. Typically, codes in the Flash

memory can be fetched one word per FMICLK clock in burst mode. The maximum FMICLK

frequency is 96MHz.

MII_PHYCLK

25MHz

PHYSEL

X1_CPU

X1_RTC

X2_RTC

EXTCLK_T0T1

EXTCLK_T2T3

USB_CLK48M

4-25MHz

48MHz

Main

OSC

RTC

OSC

fOSC

PLL

32.768 kHz

fRTC

Timer 0 & 1

fPLL

fMSTR

Master CLK

1/2

RCLK

DIV

(1,2,4,8,16,1024)

BRCLK

To UART

USBCLK

To USB

RCLK

AHB DIV

(1,2,4)

APB DIV)

(1,2,4,8)

1/2

HCLK

PCLK

FMICLK

CPUCLK

Timer 2 & 3

1/2

EMI_BCLK

JRTCLK

RTCSEL

32.768 kHz

External clock

STR910FAM32X6 数据表(PDF) 21 Page - STMicroelectronics

STR910FAM32X6 数据表(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99

数据表下载