TSB41AB3MPFPEP.A datasheet(22/56 Pages) TI2

22 / 56 page

TSB41AB3EP

IEEE 1394a2000 THREEPORT CABLE TRANSCEIVER/ARBITER

SGLS122C − JULY 2002 − REVISED JUNE 2008

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

APPLICATION INFORMATION

internal register configuration (continued)

Table 8. Page 7 (Vendor-Dependent) Register Field Descriptions

FIELD

SIZE

TYPE

DESCRIPTION

NPA

Rd/Wr

Null-packet actions flag. This bit instructs the PHY to not clear fair and priority requests when a null packet is

received with arbitration acceleration enabled. If 1, then fair and priority requests are cleared only when a

packet of more than 8 bits is received; ACK packets (exactly 8 data bits), null packets (no data bits), and

malformed packets (less than 8 data bits) do not clear fair and priority requests. If 0, then fair and priority

requests are cleared when any nonACK packet is received, including null-packets or malformed packets of

less than 8 bits. This bit is cleared to 0 by hardware reset and is unaffected by bus-reset.

Link_Speed

Rd/Wr

Link speed. This field indicates the top speed capability of the attached LLC. Encoding is as follows:

Code

Speed

S100

S200

S400

illegal

This field is replicated in the sp field of the self-ID packet to indicate the speed capability of the node (PHY

and LLC in combination). However, this field does not affect the PHY speed capability indicated to peer

PHYs during self-ID; the TSB41AB3 PHY identifies itself as S400 capable to its peers regardless of the value

in this field. This field is set to 10b (S400) by hardware reset and is unaffected by bus-reset.

SWR

Rd/Wr

Software hard reset. Writing a 1 to this bit forces a hard reset of the PHY (just as momentarily asserting the

RESET pin low). This bit is always read as a 0.

power-class programming

The PC0–PC2 terminals are programmed to set the default value of the power-class indicated in the pwr field

(bits 21–23) of the transmitted self-ID packet. Descriptions of the various power-classes are given in Table 9

The default power-class value is loaded following a hardware reset, but is overridden by any value subsequently

loaded into the Pwr_Class field in register 4.

Table 9. Power Class Descriptions

PC0–PC2

DESCRIPTION

000

Node does not need power and does not repeat power.

001

Node is self-powered and provides a minimum of 15 W to the bus.

010

Node is self-powered and provides a minimum of 30 W to the bus.

011

Node is self-powered and provides a minimum of 45 W to the bus.

100

Node may be powered from the bus and is using up to 3 W and may also provide power to the bus. The amount of bus power that

it provides can be found in the configuration ROM.

101

Reserved

110

Node is powered from the bus and uses up to 3 W. An additional 3 W is needed to enable the link.

111

Node is powered from the bus and uses up to 3 W. An additional 7 W is needed to enable the link.

TSB41AB3MPFPEP.A 数据表(PDF) 22 Page - Texas Instruments

TSB41AB3MPFPEP.A 数据表(HTML) 22 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载

链接网址

TSB41AB3MPFPEP.A 数据表(PDF) 22 Page - Texas Instruments

TSB41AB3MPFPEP.A 数据表(HTML) 22 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表 下载

链接网址

数据表下载