数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LP8550TLX-A/NOPB 数据表(PDF) 29 Page - Texas Instruments

部件名 LP8550TLX-A/NOPB
功能描述  LP8550 High-Efficiency LED Backlight Driver for Notebooks
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

LP8550TLX-A/NOPB 数据表(HTML) 29 Page - Texas Instruments

Back Button LP8550TLX-A/NOPB Datasheet HTML 25Page - Texas Instruments LP8550TLX-A/NOPB Datasheet HTML 26Page - Texas Instruments LP8550TLX-A/NOPB Datasheet HTML 27Page - Texas Instruments LP8550TLX-A/NOPB Datasheet HTML 28Page - Texas Instruments LP8550TLX-A/NOPB Datasheet HTML 29Page - Texas Instruments LP8550TLX-A/NOPB Datasheet HTML 30Page - Texas Instruments LP8550TLX-A/NOPB Datasheet HTML 31Page - Texas Instruments LP8550TLX-A/NOPB Datasheet HTML 32Page - Texas Instruments LP8550TLX-A/NOPB Datasheet HTML 33Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 49 page
background image
LP8550
www.ti.com
SNVS657E – SEPTEMBER 2010 – REVISED SEPTEMBER 2014
8.6.1.5 Direct Control
Address 04h
Reset value 0000 0000b
DIRECT CONTROL REGISTER
7
6
5
4
3
2
1
0
OUT[6:1]
Name
Bit
Access
Description
OUT
5:0
R/W
Direct control of the LED outputs
0 = Normal operation. LED output are controlled with PWM.
1 = LED output is forced to 100% PWM.
8.6.1.6 Temp MSB
Address 05h
Reset value 0000 0000b
TEMP MSB REGISTER
7
6
5
4
3
2
1
0
TEMP[10:3]
Name
Bit
Access
Description
TEMP
7:0
R
Device internal temperature sensor reading first 8 MSB. MSB must be read before LSB,
because reading of MSB register latches the data.
8.6.1.7 Temp LSB
Address 06h
Reset value 0000 0000b
TEMP LSB REGISTER
7
6
5
4
3
2
1
0
TEMP[2:0]
Name
Bit
Access
Description
TEMP
7:5
R
Device internal temperature sensor reading last 3 LSB. MSB must be read before LSB,
because reading of MSB register latches the data.
8.6.1.8 EEPROM Control
Address 72h
Reset value 0000 0000b
EEPROM CONTROL REGISTER
7
6
5
4
3
2
1
0
EE_READY
EE_INIT
EE_PROG
EE_READ
Name
Bit
Access
Description
EE_READY
7
R
EEPROM ready
0 = EEPROM programming or read in progress
1 = EEPROM ready, not busy
EE_INIT
2
R/W
EEPROM initialization bit. This bit must be written 1 before EEPROM read or
programming.
Copyright © 2010–2014, Texas Instruments Incorporated
Submit Documentation Feedback
29
Product Folder Links: LP8550



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com