数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F271Z1 数据表(PDF) 161 Page - STMicroelectronics

部件名 ST10F271Z1
功能描述  16-bit MCU with 128 Kbyte Flash memory and 12 Kbyte RAM
PDF  185 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F271Z1 数据表(HTML) 161 Page - STMicroelectronics

Back Button ST10F271Z1 Datasheet HTML 157Page - STMicroelectronics ST10F271Z1 Datasheet HTML 158Page - STMicroelectronics ST10F271Z1 Datasheet HTML 159Page - STMicroelectronics ST10F271Z1 Datasheet HTML 160Page - STMicroelectronics ST10F271Z1 Datasheet HTML 161Page - STMicroelectronics ST10F271Z1 Datasheet HTML 162Page - STMicroelectronics ST10F271Z1 Datasheet HTML 163Page - STMicroelectronics ST10F271Z1 Datasheet HTML 164Page - STMicroelectronics ST10F271Z1 Datasheet HTML 165Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 161 / 185 page
background image
ST10F271Z1
Electrical characteristics
161/185
Figure 52.
External clock drive XTAL1
Note:
When Direct Drive is selected, an external clock source can be used to drive XTAL1. The
maximum frequency of the external clock source depends on the duty cycle: when 64MHz is
used, 50% duty cycle shall be granted (low phase = high phase = 7.8 ns); when for instance
32 MHz is used, a 25% duty cycle can be accepted (minimum phase, high or low, again
equal to 7.8ns).
25.8.14
Memory cycle variables
The tables below use three variables which are derived from the BUSCONx registers and
represent the special characteristics of the programmed memory cycle. The following table
describes, how these variables are to be computed.
25.8.15
External memory bus timing
The following sections include the External Memory Bus timings. The given values are
computed for a maximum CPU clock of 40MHz.
Obviously, when higher CPU clock frequency is used (up to 64MHz), some numbers in the
timing formulas become zero or negative which, in most cases is not acceptable or not
meaningless at all. In these cases, it is necessary to relax the speed of the bus setting
properly tA, tC and tF.
Note:
All External Memory Bus Timings and SSC Timings reported in the following tables are
granted by Design Characterization and not fully tested in production.
25.8.16
Multiplexed bus
VDD = 5 V ± 10%, VSS = 0V, TA = –40 to +125 °C, CL = 50 pF,
ALE cycle time = 6 TCL + 2tA + tC + tF (75 ns at 40 MHz CPU clock without wait states)
t1
t3
t4
VIL2
t2
tOSC
VIH2
Table 77.
Memory cycle variables
Description
Symbol
Values
ALE extension
tA
TCL x [ALECTL]
Memory cycle time wait states
tC
2TCL x (15 - [MCTC])
Memory tri-state time
tF
2TCL x (1 - [MTTC])



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com