LP85571 datasheet(7/49 Pages) TI2

7 / 49 page

LP8557, LP85571

www.ti.com

SNVSA15B – DECEMBER 2013 – REVISED DECEMBER 2015

7.10

2C Serial Bus Timing Parameters (SDA, SCL)

See

(1) and Figure 1.

PARAMETER

MIN

MAX

UNIT

ƒSCL

Clock Frequency

400

kHz

Hold Time (repeated) START Condition

0.6

μs

Clock Low Time

1.3

μs

Clock High Time

600

Setup Time for a Repeated START Condition

600

Data Hold Time

Data Setup Time

100

Rise Time of SDA and SCL

20 + 0.1Cb

300

Fall Time of SDA and SCL

15 + 0.1Cb

300

Set-up Time for STOP condition

600

Bus Free Time between a STOP and a START Condition

1.3

μs

Capacitive Load Parameter for Each Bus Line

200

Load of 1 pF corresponds to 1 ns.

tWAIT

Wait time from VDD = 2.7 V to 1

st I2C command

150

μs

(1)

Verified by design and not tested in production.

Figure 1. I2C-Compatible Timing

Submit Documentation Feedback

Product Folder Links: LP8557 LP85571

LP85571 数据表(PDF) 7 Page - Texas Instruments

LP85571 数据表(HTML) 7 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

数据表下载