数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA380WS 数据表(PDF) 28 Page - STMicroelectronics

部件名 STA380WS
功能描述  Sound Terminal 2-channel high-efficiency digital audio system
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA380WS 数据表(HTML) 28 Page - STMicroelectronics

Back Button STA380WS Datasheet HTML 24Page - STMicroelectronics STA380WS Datasheet HTML 25Page - STMicroelectronics STA380WS Datasheet HTML 26Page - STMicroelectronics STA380WS Datasheet HTML 27Page - STMicroelectronics STA380WS Datasheet HTML 28Page - STMicroelectronics STA380WS Datasheet HTML 29Page - STMicroelectronics STA380WS Datasheet HTML 30Page - STMicroelectronics STA380WS Datasheet HTML 31Page - STMicroelectronics STA380WS Datasheet HTML 32Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 48 page
background image
Register description
STA380WS
28/48
DocID024426 Rev 1
Channel input mapping
Each channel received via I2S can be mapped to any internal processing channel via the
channel input mapping registers. This allows for flexibility in processing. The default settings
of these registers map each I2S input channel to its corresponding processing channel.
6.1.3
Configuration register C (addr 0x02)
FFX power output mode
FFX compensation pulse size register
Table 20. Channel input mapping
Bit
R/W
RST
Name
Description
6
R/W
0
C1IM
0: processing channel 1 receives left I2S input
1: processing channel 1 receives right I2S input
7
R/W
0
C2IM
0: processing channel 2 receives left I2S input
1: processing channel 2 receives right I2S input
D7
D6
D5
D4
D3
D2
D1
D0
OCRB
Reserved
CSZ3
CSZ2
CSZ1
CSZ0
OM1
OM0
10010111
Table 21. FFX power output mode
Bit
R/W
RST
Name
Description
0
R/W
1
OM0
The FFX power output mode selects the configuration
of the FFX output:
00: drop compensation
01: discrete output stage: tapered compensation
10: full-power mode
11: variable drop compensation (CSZx bits)
1
R/W
1
OM1
Table 22. FFX compensating pulse size
Bit
R/W
RST
Name
Description
2
R/W
1
CSZ0
When OM[1:0] = 11, this register determines the size of
the FFX compensating pulse from 0 to 15 clock periods:
0000: 0 ns (0 ticks) compensating pulse size
0001: 20 ns (1 tick) clock period compensating pulse
size
.....
1111: 300 ns (15 ticks) clock period compensating pulse
size
3
R/W
0
CSZ1
4
R/W
1
CSZ2
5
R/W
0
CSZ3
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com