STA380WS datasheet(31/48 Pages) STMICROELECTRONICS

31 / 48 page

DocID024426 Rev 1

31/48

STA380WS

Zero-crossing volume enable

The ZCE bit enables zero-crossing volume adjustments. When volume is adjusted on digital

zero-crossings, no clicks will be audible.

Soft volume update enable

6.1.6

Configuration register F (addr 0x05)

Invalid input detect mute enable

Setting the IDE bit enables this function, which looks at the input I2S data and will

automatically mute if the signals are perceived as invalid.

Binary output mode clock loss detection

Detects loss of input MCLK in binary mode and outputs 50% of the duty cycle.

Table 31. Zero-crossing volume enable

Bit

R/W

RST

Name

Description

R/W

ZCE

1: volume adjustments will only occur at digital

zero-crossings

0: volume adjustments will occur immediately

Table 32. Soft volume update enable

Bit

R/W

RST

Name

Description

R/W

SVE

1: volume adjustments ramp according to SVR

settings

0: volume adjustments will occur immediately

EAPD

PWDN

ECLE

LDTE

BCLE

IDE

Reserved

Table 33. Invalid input detect mute enable

Bit

R/W

RST

Name

Description

R/W

IDE

1: enables the automatic invalid input detect mute

Table 34. Binary output mode clock loss detection

Bit

R/W

RST

Name

Description

R/W

BCLE

Binary output mode clock loss detection enable

Obsolete

Product(s)

- Obsolete

Product(s)

STA380WS 数据表(PDF) 31 Page - STMicroelectronics

STA380WS 数据表(HTML) 31 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

数据表下载

链接网址

STA380WS 数据表(PDF) 31 Page - STMicroelectronics

STA380WS 数据表(HTML) 31 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

数据表 下载

链接网址

数据表下载