STA380WS datasheet(37/48 Pages) STMICROELECTRONICS

37 / 48 page

DocID024426 Rev 1

37/48

STA380WS

6.6

Variable distortion compensation registers (addr 0x29, 0x2A)

The DCC bits determine the 16 MSBs of the distortion compensation coefficient. This

coefficient is used in place of the default coefficient when DCCV = 1.

6.7

Fault detect recovery constant registers (addr 0x2B, 0x2C)

The FDRC bits specify the 16-bit fault detect recovery time delay. When status register bit

FAULT is asserted, the tristate output is immediately asserted low and held low for the time

period specified by this constant. A value of 0x0001 in this register is approximately

0.083 ms. The default value of 0x000C gives approximately 0.1 ms.

Note:

0x0000 is a reserved value for this register pair. This value must not be used.

6.8

Device status register (addr 0x2D)

This read-only register provides the fault, warning and PLL status from the power control

block.

DCC15

DCC14

DCC13

DCC12

DCC11

DCC10

DCC9

DCC8

11110011

DCC7

DCC6

DCC5

DCC4

DCC3

DCC2

DCC1

DCC0

00110011

FDRC15

FDRC14

FDRC13

FDRC12

FDRC11

FDRC10

FDRC9

FDRC8

00000000

FDRC7

FDRC6

FDRC5

FDRC4

FDRC3

FDRC2

FDRC1

FDRC0

00001100

PLLUL

FAULT

UVFAULT

Reserved

OCFAULT

OCWARN

TFAULT

TWARN

Obsolete

Product(s)

- Obsolete

Product(s)

STA380WS 数据表(PDF) 37 Page - STMicroelectronics

STA380WS 数据表(HTML) 37 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

数据表下载