IS25LE01G-RILA3-TY datasheet(145/186 Pages) ISSI

145 / 186 page

IS25LE01G

IS25WE01G

Integrated Silicon Solution, Inc.- www.issi.com

145

Rev. A6

01/14/2025

8.47 WRITE BANK ADDRESS REGISTER OPERATION (WRBRNV: 18h, WRBRV: 17h/C5h)

The Write Bank Address Register (WRBRNV and WRBRV) instruction is used to write address bits above A23, into

the Bank Address Register (BAR). WRBRNV is used to write the non-volatile Bank Address Register and WRBRV

is used to write the volatile Bank Address Register. The instruction is also used to write the Extended Address

Control bit (EXTADD) that is also in BAR [7]. BAR provides the high order addresses needed by devices having

more than 128Mbits (16Mbytes), when using 3-byte address commands without extended addressing enabled

(BAR [7] EXTADD = 0).

To write non-volatile Bank Address Register, a standard Write Enable (06h) instruction must previously have been

executed for the device to accept

WRBRNV(18h) instruction (Status Register bit WEL must equal “1”).

To write volatile Bank Address Register, C5h or 17h command can be used.

When using C5h instruction, a standard Write Enable (06h) instruction must previously have been executed for the

device to accept C5h instruction (Status Register bit WEL must equal “1”).

But 17h instruction does not require a standard Write Enable (06h) operation. (Status Register bit WEL remains

“0”).

The WRBRNV/WRBRV instructions are followed by the data byte. The Bank Address Register is one data byte in

length. The Write In Progress (WIP) bit

is “1” during WRBRNV/WRBRV operation, and is “0” when it is completed.

Any bank address bit reserved for the future should always be written as “0”. Data is shifted in from SI and in SPI

whereas data is shifted in via four pins (IO0-IO3) in QPI.

Bit 7 (EXTADD) of volatile Bank Address Register is also writable with EN4B (B7h)/EX4B (29h) instruction.

But B7h/29h instruction does not require a standard Write Enable (06h) (Status Register bit WEL remains 0).

Note: When WRBRNV is executed, the volatile Bank Address Register is set as well as the non-volatile Bank Address

Figure 8.104 Write Bank Address Register Sequence In SPI Mode

Instruction = 18h or 17h/C5h

CE #

SCK

Data In

Mode 3

Mode 0

High Impedence

Figure 8.105 Write Bank Address Register Sequence In QPI Mode

18h or

17h/C5h

Mode 3

Mode 0

7:4

3:0

CE#

SCK

IO[3:0]

Data In

IS25LE01G-RILA3-TY 数据表(PDF) 145 Page - Integrated Silicon Solution, Inc

IS25LE01G-RILA3-TY 数据表(HTML) 145 Page - Integrated Silicon Solution, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载