数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IS25LE01G-RILA3-TY 数据表(PDF) 153 Page - Integrated Silicon Solution, Inc

部件名 IS25LE01G-RILA3-TY
功能描述  SERIAL FLASH MEMORY 133/104MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE WITH ON-CHIP ECC
PDF  186 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ISSI [Integrated Silicon Solution, Inc]
网页  http://www.issi.com
标志 ISSI - Integrated Silicon Solution, Inc

IS25LE01G-RILA3-TY 数据表(HTML) 153 Page - Integrated Silicon Solution, Inc

Back Button IS25LE01G-RILA3-TY Datasheet HTML 149Page - Integrated Silicon Solution, Inc IS25LE01G-RILA3-TY Datasheet HTML 150Page - Integrated Silicon Solution, Inc IS25LE01G-RILA3-TY Datasheet HTML 151Page - Integrated Silicon Solution, Inc IS25LE01G-RILA3-TY Datasheet HTML 152Page - Integrated Silicon Solution, Inc IS25LE01G-RILA3-TY Datasheet HTML 153Page - Integrated Silicon Solution, Inc IS25LE01G-RILA3-TY Datasheet HTML 154Page - Integrated Silicon Solution, Inc IS25LE01G-RILA3-TY Datasheet HTML 155Page - Integrated Silicon Solution, Inc IS25LE01G-RILA3-TY Datasheet HTML 156Page - Integrated Silicon Solution, Inc IS25LE01G-RILA3-TY Datasheet HTML 157Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 153 / 186 page
background image
IS25LE01G
IS25WE01G
Integrated Silicon Solution, Inc.- www.issi.com
153
Rev. A6
01/14/2025
8.53 PROGRAM PPB OPERATION (PGPPB, FDh or 4PGPPB, E3h)
Before the Program PPB (PGPPB/4PGPPB) command is sent, a Write Enable (WREN) command must be issued.
After the WREN command has been decoded, the device will set the Write Enable Latch (WEL) in the Status
Register.
FDh (EXTADD=0) is followed by a 3-byte address (A23-A0) or
FDh (EXTADD=1) is followed by a 4-byte address (A31-A0) or
E3h is followed by a 4-byte address (A31-A0)
The PGPPB/4PGPPB command is entered by driving CE# low, followed by the instruction code, followed by the
24-bit or 32-bit address selecting location zero within the desired sector/block as above.
The PGPPB/4PGPPB command affects the WIP bit in the same manner as any other programming operation. CE#
must be driven high after the last bit of address has been latched in. As soon as CE# is driven high, the
PGPPB/4PGPPB operation is initiated. While the PGPPB/4PGPPB operation is in progress, the Status Register
may be read to check the value of the Write In
Progress (WIP) bit. The WIP bit is “1” during the PGPPB/4PGPPB
operation, and is “0” when it is completed. When the PGPPB/4PGPPB operation is completed, the WEL is set to
“0”.
Note: Data must be either 00h (protected) or FFh (unprotected).
Figure 8.118 Program PPB Sequence In SPI Mode (FDh [EXTADD=0], 3-byte address)
Instruction = FDh
CE #
SCK
SI
SO
0
1
...
7
8
9
...
31
Mode 3
Mode 0
3-byte Address
High Impedence
Figure 8.119 Program PPB Sequence In SPI Mode (FDh [EXTADD=1] or E3h, 4-byte address)
Instruction = FDh/E3h
CE #
SCK
SI
SO
0
1
...
7
8
9
...
39
Mode 3
Mode 0
4-byte Address
High Impedence



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com