STM32H533CE datasheet(40/231 Pages) STMICROELECTRONICS

40 / 231 page

Functional overview

STM32H533xx

40/231

DS14539 Rev 1

calibration can be applied on each DAC output channel. The DAC output channels support

a low power mode, the Sample and hold mode.

The digital interface supports the following features:

•

One DAC interface, maximum two output channels

•

Left or right data alignment in 12-bit mode

•

Synchronized update capability

•

Noise-wave and triangular-wave generation

•

Sawtooth wave generation

•

Dual DAC channel for independent or simultaneous conversions

•

DMA capability for each channel including DMA underrun error detection

•

Double data DMA capability to reduce the bus activity

•

External triggers for conversion

•

DAC output channel buffered/unbuffered modes

•

Buffer offset calibration

•

Each DAC output can be disconnected from the DAC_OUTx output pin

•

DAC output connection to on chip peripherals

•

Sample and Hold mode for low-power operation in Stop mode. The DAC voltage can

be changed autonomously with the DMA while the device is in Stop mode.

•

Voltage reference input

3.25

Voltage reference buffer (VREFBUF)

The devices embed a voltage reference buffer that can be used as reference for ADCs and

DACs, and also as reference for external components through the VREF+ pin.

The internal voltage reference buffer supports voltages: 1.8 V, 2.048 V and 2.5 V.

An external voltage reference can be provided through the VREF+ pin when the internal

voltage reference buffer is off.

The VREF+ pin is double-bonded with VDDA on some packages. In these packages the

internal voltage reference buffer is not available.

3.26

Digital camera interface (DCMI)

DCMI is a synchronous parallel interface able to receive a high-speed data flow from an

external 8-, 10-, 12- or 14-bit CMOS camera module, supporting YCbCr4:2:2/RGB565

progressive video and compressed data (JPEG) formats. It can be used with black and

white cameras, X24 and X5 cameras (it is assumed that all preprocessing such as resizing

is performed in the camera module).

Main features:

•

8-, 10-, 12-, or 14-bit parallel interface

•

Embedded/external line and frame synchronization

•

Continuous or snapshot mode

•

Crop feature

•

Support of the following data formats:

STM32H533CE 数据表(PDF) 40 Page - STMicroelectronics

STM32H533CE 数据表(HTML) 40 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载