| 数据搜索系统,热门电子元器件搜索 |
|
NRF51822-CFAB-R 数据表(PDF) 46 Page - Nordic Semiconductor |
|
|
|||||||||||||||||||||||||||||
NRF51822-CFAB-R 数据表(HTML) 46 Page - Nordic Semiconductor |
|
46 / 130 page ![]() Page 46 nRF51822 Product Specification v3.3 Power on reset time (tPOR) is the time from when the supply starts rising to when the device comes out of reset and the CPU starts. The time increases with, and is inclusive of, supply rise time from 0 V to VDD. Table 30 gives tPOR for a number of supply rise times, simulated with a linear ramp from 0 V to VDD, over the supply voltage range 1.8 V to 3.6 V. Table 30 Power on reset time The data in Figure 10 and Table 31 show measured t_POR data. Measurements were taken using the reference circuit shown in Section 11.3.1 “QFAA QFN48 schematic with internal LDO setup” on page 82 with the given supply voltage and temperature conditions. Figure 10 Power on reset time (Test level 2) Table 31 Supply rise time at sample voltages for the measured data shown in Figure 10. Symbol Description Note Min. Typ. Max. Units Test level tPOR, 10 μs Power on reset time, 10 μs rise time (0 V to VDD). 0.7 2.4 19 ms 1 tPOR, 1 ms Power on reset time, 1 ms rise time (0 V to VDD). 1.7 3.4 20 ms 1 tPOR, 10 ms Power on reset time, 10 ms rise time (0 V to VDD). 11 12 28 ms 1 tPOR, 100 ms Power on reset time, 100 ms rise time (0 V to VDD). 68 101 115 ms 1 VDD Rise Time from 10% to 90% of VDD 1.8 570 μs 3.0 605 μs 3.6 635 μs |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |