| 数据搜索系统,热门电子元器件搜索 |
|
STR71XF 数据表(PDF) 63 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR71XF 数据表(HTML) 63 Page - STMicroelectronics |
|
63 / 78 page ![]() STR71xF Electrical parameters 63/78 4.3.9 BSPI - buffered serial peripheral interface Subject to general operating conditions for VDD, TA and fPCLK1 ,unless otherwise specified. Refer to I/O port pin characteristics on page 50 for more details on the input/output alternate function characteristics (SS, SCK, MOSI, MISO). Table 38. BSPI characteristics Symbol Parameter Conditions Min Max Unit fSCK 1/tc(SCK) SPI clock frequency Master fPCLK1/254 fPCLK1/6 5.5 MHz Slave 0 fPCLK1/8 3.3 tr(SCK) tf(SCK) SPI clock rise and fall time capacitive charge C=50 pF 14 ns tsu(SS) (1) SS setup time Slave 0 th(SS) (1) SS hold time Slave 0 tw(SCKH) (1) tw(SCKL) (1) SCK high and low time Master fPCLK1=33 MHz, presc = 6 73 tsu(MI) (1) tsu(SI) (1) Data input setup time Master Slave 7 0 th(MI) 1)(2) th(SI) 1)(2) Data input hold time Master Slave 1xtPCLK1 2xtPCLK1 th(MI) (1) th(SI) (1) Data input hold time Master fPCLK1=33 MHz Slave fPCLK1=33 MHz 30 60 ta(SO) 1)(3) Data output access time Slave 0 1.5xtPCLK1+42 Slave fPCLK1=33 MHz 0 87 tdis(SO) (1)(4) Data output disable time Slave 0 42 tv(SO) (1)(2) Data output valid time Slave (after enable edge) 3xtPCLK1+45 fPCLK1=33 MHz 135 th(SO) (1) Data output hold time Slave (after enable edge) 0 tv(MO) (1)(2) Data output valid time Master (after enable edge) 2xtPCLK1+12 fPCLK1=33 MHz 72 th(MO) (1) Data output hold time Master (after enable edge) 0 1. Data based on design simulation and/or characterisation results, not tested in production. 2. Depends on fPCLK1. For example, if fPCLK1=8 MHz, then tPCLK1 = 1/fPCLK1 =125 ns and tv(MO) = 255 ns. 3. Min. time is the minimum time to drive the output and the max. time is the maximum time to validate the data. 4. Min time is the minimun time to invalidate the output and the max time is the maximum time to put the data in Hi-Z. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |