数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STR71XF 数据表(PDF) 24 Page - STMicroelectronics

部件名 STR71XF
功能描述  ARM7TDMI??32-bit MCU with Flash, USB, CAN 5 timers, ADC, 10 communications interfaces
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STR71XF 数据表(HTML) 24 Page - STMicroelectronics

Back Button STR71XF Datasheet HTML 20Page - STMicroelectronics STR71XF Datasheet HTML 21Page - STMicroelectronics STR71XF Datasheet HTML 22Page - STMicroelectronics STR71XF Datasheet HTML 23Page - STMicroelectronics STR71XF Datasheet HTML 24Page - STMicroelectronics STR71XF Datasheet HTML 25Page - STMicroelectronics STR71XF Datasheet HTML 26Page - STMicroelectronics STR71XF Datasheet HTML 27Page - STMicroelectronics STR71XF Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 78 page
background image
System architecture
STR71xF
24/78
Table 7.
STR711/STR712/STR715 pin description
Pin n°
Pin name
Input
Output
Main
function
(after
reset)
Alternate function
1A1
P0.10/U1.RX/
U1.TX/
SC.DATA
I/O
pd
CT X 4mA T
Port 0.10
UART1:
Receive Data
input
UART1: Transmit data
output.
Note: This pin may be used for
Smartcard DataIn/DataOut or single
wire UART (half duplex) if programmed
as Alternate Function Output. The pin
will be tri-stated except when UART
transmission is in progress
2B1
P0.11/BOOT.1
/U1.TX
I/O
pd
CT
4mA
X
X
Port 0.11
Select Boot
Configuration
input
UART1: Transmit data
output.
3
C1 P0.12/SC.CLK I/O
pd
CT
4mA
X
X
Port 0.12 Smartcard reference clock output
4B2 VSS
S
Ground voltage for digital I/Os2)
5C2
P0.13/U2.RX/
T2.OCMPA
I/O
pu
CT X4mA X
X
Port 0.13
UART2:
Receive Data
input
Timer2: Output
Compare A output
6D1
P0.14/U2.TX/
T2.ICAPA
I/O
pu
CT
4mA
X
X
Port 0.14
UART2:
Transmit data
output
Timer2: Input Capture
A input
7C3 BOOTEN
I
CT
Boot control input. Enables sampling of BOOT[1:0]
pins
8D2 VSS
S
Ground voltage for digital I/Os2)
9E1 V33
S
Supply voltage for digital I/Os2)
10 D3 JTDI
I
TT
JTAG Data input. External pull-up required.
11
E2 JTMS
I
TT
JTAG Mode Selection Input. External pull-up
required.
12
F1 JTCK
I
C
JTAG Clock Input. External pull-up or pull-down
required.
13 D4 JTDO
O
8mA
X
JTAG Data output. Note: Reset state = HiZ.
14
F2 JTRST
I
TT
JTAG Reset Input. External pull-up required.
15
E3 NU
Reserved, must be forced to ground.
16 G1 TEST
Reserved, must be forced to ground.
17 H1 V33IO-PLL
S
Supply voltage for digital I/O circuitry and for PLL
reference2)
18 H2 VSSIO-PLL
S
Ground voltage for digital I/O circuitry and for PLL
reference2)
19 H3 CK
I
C
Reference clock input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com