STA328 datasheet(9/57 Pages) STMICROELECTRONICS

9 / 57 page

STA328

Pin out

9/57

2.3

Pin description

OUT1A, 1B, 2A and 2B (pins 16, 10, 9 and 3)

Output half bridge PWM outputs 1A, 1B, 2A and 2B provide the input signals to the

speakers.

RESET (pin 22)

Driving RESET low sets all outputs low and returns all register settings to their default

(reset) values. The reset is asynchronous to the internal clock.

I/O

VCC1A

Positive supply

OUT1A

Output half bridge 1A

I/O

GND_CLEAN

Logical ground

I/O

GND_REG

Substrate ground

I/O

VDD_REG

Logic supply

I/O

Logic supply

CONFIG

Logic levels

RESET

Reset

SCL

I2C serial clock

I/O

SDA

I2C serial data

RESERVED

This pin must be connected to GND

PLL_FILTER

Connection to PLL filter

XTI

PLL input clock

I/O

GNDA

Analog ground

I/O

VDDA

Analog supply, nominally 3.3 V

SDI

I2S serial data channels 1 & 2

I/O

LRCKI

I2S left/right clock,

BICKI

I2S serial clock

I/O

GND

Digital ground

I/O

VDD

Digital supply, nominally 3.3 V

I/O

VSS

5 V regulator referred to +VCC

I/O

VCC_SIGN

5 V regulator referred to ground

Table 2.

Pin list

Number

Type

Name

Description

STA328 数据表(PDF) 9 Page - STMicroelectronics

STA328 数据表(HTML) 9 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

数据表下载