STA328 datasheet(33/57 Pages) STMICROELECTRONICS

33 / 57 page

STA328

33/57

6.7

Volume control

6.7.1

Master controls

Master mute register (addr 0x06)

Master volume register (addr 0x07)

Note:

Value of volume derived from MVOL is dependent on AMV AutoMode volume settings.

6.7.2

Channel controls

Channel 1 volume (addr 0x08)

Channel 2 volume (addr 0x09)

Channel 3 volume (addr 0x0A)

6.7.3

Volume description

The volume structure of the STA328 consists of individual volume registers for each of the

three channels and a master volume register, and individual channel volume trim registers.

The channel volume settings are normally used to set the maximum allowable digital gain

and to hard-set gain differences between certain channels. These values are normally set at

the initialization of the IC and not changed. The individual channel volumes are adjustable in

0.5-dB steps from +48 dB to -80 dB. The master volume control is normally mapped to the

master volume of the system. The values of these two settings are summed to find the

actual gain/volume value for any given channel.

When set to 1, the master mute will mute all channels, whereas the individual channel

mutes (CxM) will mute only that channel. Both the master mute and the channel mutes

provide a “soft mute” with the volume ramping down to mute in 4096 samples from the

maximum volume setting at the internal processing rate (approximately 96 kHz). A “hard

Reserved

MMUTE

000

MV7

MV6

MV5

MV4

MV3

MV2

MV1

MV0

111

C1V7

C1V6

C1V5

C1V4

C1V3

C1V2

C1V1

C1V0

C2V7

C2V6

C2V5

C2V4

C2V3

C2V2

C2V1

C2V0

C3V7

C3V6

C3V5

C3V4

C3V3

C3V2

C3V1

C3V0

011

000

STA328 数据表(PDF) 33 Page - STMicroelectronics

STA328 数据表(HTML) 33 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

数据表下载